

UNIT-V

Sequential Circuit Description

Sequential models:-


In digital circuits, storage of data is done either by feedback, or by gate capacitances that are refreshed frequently.

- Verilog provides language constructs for building memory elements using both these schemes.

- However, more abstract models also exist and are used in most sequential circuit models.

(a) Feedback models:-


The construct shown in below figure is the most basic feedback circuit that has data storage capability.



This circuit has one feedback line that makes it a two-state (feedback=0 and feedback=1) or a 1-bit, memory element. Many Verilog constructs can be used for proper modeling of this circuit.

(b) Capacitive models:-

Another hardware structure with storage capability is shown in below figure



When c becomes '1' the value of D is saved in the input gate of the inverter and when c becomes '0', this value will be saved until the next time that c becomes '1' again.

- The output of the inverter is equal to the complement of the stored data.

- Because of powerful switch level capabilities of verilog, the ckt in before figure is very closely modeled in verilog.

(c) Implicit models:-


feedback and capacitive models discussed before are technology dependent, and they have the problem of being too detailed and thus too slow to simulate.

- verilog offers language constructs that model storage elements at more abstract levels than the previous models.

- Such modelings are technology independent and allow much more efficient simulation of circuit with a large no. of storage elements.

- The below figure shows SR-latch model without gate level details.

- Because gate and transistor details of models at the block diagram level are not known, verilog provides timing check constructs for ensuring correct operation of this level of modeling.



- The sections that follow present language constructs for feedback modeling of storage elements, but concentrate on the more abstract models in which storage is implied by the Verilog code.


Basic memory components

This concept discusses about modeling memory components in Verilog. First we start with latches and 1-bit & multi-dimensional memories.

- These can be discussed by considering the modeling of gates, primitives, assignments and procedural blocks.

1. Gate level primitives:-

The below figure shows a cross-coupled NOR structure that forms a 1-bit storage element.



- This is similar to the 1st figure but its storage is due to the feedback from q back to g1.

- The Verilog code for the above diagram is shown as module latch (input s, r, output q, q-b);

```
nor # (4)
```

```
g1 (q-b, s, q), g2 (q, r, q-b);
```

```
Endmodule
```

- Here q and $q-b$ outputs are driven by two NOR gates, and
- \therefore initially 'x' until $SR=0$
- after a delay of 4nsec $S=1 \therefore q=1$ and after another 4nsec delay, $q-b=0$
- Simultaneous assertion of both inputs results in loss of memory
- This memory element is the base of most static memory components.

② User defined sequential primitives (UDP): -

- for faster simulation of memory elements and for correspondence with specific component libraries, Verilog provides language constructs for defining sequential user-defined primitives (UDPs)
- A sequential UDP has the format of the combinational UDP except that in addition to the inputs, and outputs of the circuit its present state is also specified.
- The below program shows a sequential UDP to define SR clocked latch.

```
* primitive latch (q, s, r, c);
```

```
output q;
```

```
reg q;
```

```
input s, r, c;
```

```
initial q = 'b0;
```

```
table
```

```
|| s r c || ov q+;
```

```
|| --- : --- : ---;
```

```
000 : 0 : ---;
```

```
001 : 0 : ---;
```

```
010 : 0 : 0;
```

```
101 : 0 : 1;
```

```
endtable
```

Here the '?' in the table signifies "any value" and '-'³ signifies "no change".

When instantiated, rise and fall delay values can be specified for a sequential VOP in the same way as specifying delays for other language primitives.

3. memory elements using assignments:-

A continuous assignment is equivalent to a gate structure driving the left-hand side of the assignment.

We can use these statements for specifying specific gates of a hardware module for a latch or for specifying a feedback ckt.

The below program shows a master-slave FF that uses assign statement to implement feedback.


```
module ms_sl # (parameter delay=3) (input d, c, output q);
```

```
    wire qn;
```

```
    assign # (delay) qn = c ? d : qn;
```

```
    assign # (delay) q = ~c ? qn : q;
```

```
endmodule.
```



Here each assign statement implements a latch, and the module that uses two latches with complementary clocks implements a master-slave flip-flops.

4) Behavioural memory elements:-

The previous topics showed verilog modules for latches and flipflops by explicit use of feedback or present and next states.

- Such a model corresponds to the actual H/W implementation of memory element.

- The more abstract and easier way of writing verilog code for a latch or f/f is by behavioral coding.

i) Latch modeling -

for this let us consider verilog code for a D latch

```
module dlatch (input d, c output reg q, q-b);
```

```
always @ (c or d).
```

```
if (c) begin
```

```
q <= #4 d;
```

```
q-b <= #3 ~d;
```

```
End
```

```
Endmodule
```

- from this code when c or d changes, if $c=1$ $q=d$. This means that if c or d changes and c is not 1, then q doesn't change and it remains its old value.

- This behaviour i.e., while $c=1$, changes on 'd' directly affect q and q-b. This shows 'c' is level sensitive and \therefore a latch

But here some problems arise

\therefore use nonblocking assignments to describe sequential circuits.

ii) flip-flop modeling -

consider edge-triggered f/f model as

```
module dff (input d, clk, output reg q, q-b);
```

```
always @ (posedge clk) begin
```

```
q <= #4 d;
```

```
q-b <= #3 ~d;
```

```
End
```

```
intuworldupdates.org
```

- This model is sensitive to the positive edge of clock, and uses nonblocking assignments for assignments to q and $q-b$.
- Flow in the procedural block is controlled by the event control statement that has `posedge clk` as its event expression.
- Assignments to the q and $q-b$ are reached immediately after the flow in the always block begins.
- \therefore with each clock edge, the entire procedural block is executed once from begin to end.

(iii) FF with Set-Reset Control:-

The D-FF above can be expanded to FF's with S_{yn} and a_{yn} set & reset control inputs

- The D-FF with S_{yn} set & reset i/p's (s & r) are shown below

module d-fl-sr (input d, s, r, clk, output reg q, q-b);
 always @ (posedge clk) begin

if (s) begin

q <= #4 1'b1;

q-b <= #3 1'b0;

end else if (r) begin

q <= #4 1'b0;

q-b <= #3 1'b1;

end else begin

q <= #4 d;

q-b <= #3 ~d;

end

end

endmodule

Note:-

In Syn set & reset, q waits for the edge of the clock to set or reset while in

Asyn set & reset, change in q occur independent of clk when s or r becomes active.

(iv) Other storage element modeling styles:-

verilog provides other language constructs for latch & f/As for the sake of completeness and presentation.

- The below shows D latch using wait statement instead of event control.

```
module latch (input d, c, output reg q, q-b);
    always begin
        wait (c)
        #4 q <= d;
        #3 q-b <= ~d;
    end
endmodule
```

- Here the wait statement shown is a procedural statement that blocks the flow of the procedural block when $c=0$

- When $c=1$, the wait statement allows the program flow to pass it and reach assignments to q & $q-b$.

- The below program shows D FF with fork join

```
module d-ff (input d, clk, output reg q, q-b);
    always @ (posedge clk)
    fork
        #4 q <= d;
        #3 q-b <= ~d;
    join
endmodule
```


-The fork-join bracketing instead of begin-end causes all $\text{\textcircled{5}}$ seq. statements or blocks of seq. statements. that are immediately within this bracketing to be executed in parallel.

(v) F/F timing:-

Behavioural modeling of FF's allows only a limited timing specifications.

\therefore Some constructs include system tasks for checking setup, hold, period and with parameters.

(a) Set-up time:- Set-up time is defined as the minimum necessary time that a data input requires to setup before it is clocked into a FF.

-verilog construct for checking the setup time is $\$setup$, which takes the FF data input, activate clkedge and the setup time as its parameter.

- The $\$setup$ task is used within specify block

Eg: specify
 $\$setup(d, posedge clk, 15);$
End specify

- This continuously checks the timing distance between changes on d and the posedge of clk clock.

(b) Hold-time:- Hold time is defined as the minimum necessary time a FF. data input must stay stable (hold its value) after it is clocked.

-verilog construct for checking hold time is $\$hold$ which is also used in specify block

Eg: specify
 $\$hold(d, posedge clk, 15);$

End specify

(e) width and period:- verilog \$ which width & \$ period checks for minimum pulse width and period.

(vi) memory vectors and arrays:-

coding for FF's and latches can be applied to arrays and vectors as well.

- The only difference is when one dimension vectors or multidimensional arrays are being considered, their input, output ports and memory structures should be declared accordingly.

(a) Vectors:- The below program shows 8-bit transparent D-latch. The data input and latch op are declared as 8-bit vectors. The always block is sensitive to c and all 8-bits of d.

```
module vector_d_latch (input [7:0] d, input c, output reg [7:0] q);
```

```
always @ (c or d)
```

```
q <= c;
```

```
#4 q = d;
```

```
endmodule
```

(b) Array:- here there will be address and data for read: address location drives data

for write: memory holds the data

(c) memory initialization:- Verilog has the \$readmemb and \$readmemb tasks for reading external data files and using them for initialization of memory blocks.

(d) Bidirectional memory:- Another feature of memory is its bidirectionality. here data is declared as inout.

- An inout bus is only considered as a net, c must be declared as a reg

Functional Register:-

A register is defined as group of FF's / latches.

- A functional register is also a group of FF's with a common clock and with some functionality such as counting and shifting.
- Verilog code for functional register are like to that of FF's but addition of arithmetic & logical functionality to the code.

1) Shift Register:-

The addition of shifting operation to the registers are discussed here

(a) Basic Shifter:-

fig shows a basic 4-bit shift register with load, reset and shift capabilities.

- The l-r controls left/right shift
- The vacated bit is filled with S-in
- The verilog code for this is
- ld performs parallel load of d into q

module shift_reg (input [3:0] d, input clk,

ld, rst, l-r, S-in,

output reg [3:0] q);

```
always @ (posedge clk) begin
  if (rst)
```

```
    #5 q <= 4'b0000;
```

```
  else if (ld)
```

```
    #5 q <= d;
```

```
  else if (l-r)
```

```
#5 q <= {a[2:0], s-in};
```

```
else
```

```
#5 q <= {s-in, q[3:1]};
```

```
end
```

```
endmodule
```

— All operations of this circuit are done in an always block which is sensitive to positive edge of clk.

(b) universal shift register:-

— It has bidirectional io

— The circuit has a s_1, s_0 inputs forming a 2-bit number ranging from 3 to 0.

— The shifter performs

- nothing • shift right
- shift left • performs parallel load

based on $\{s_1, s_0\}$ values.

— Because this ckt has a bi-directional 'inout' port, we have declared q_int to hold shift reg o/p.

```
module shift-reg (input clk, rst, r-in, l-in, en, s1, s0,  
inout [7:0] io);
```

```
reg [7:0] q-int;
```

```
assign io = (en)? q-int : 8'bz;
```

```
always @ (posedge clk) begin  
if (rst)
```

```
#5 q-int = 8'b0;
```

```
else
```

```
case ({s1, s0})
```

```
8'b01: // shift right
```

$q_int \leftarrow \{r_in, q_int [7:0]\};$

$s'b10$: // shift left

$q_int \leftarrow \{q_int [6:0], l_in\};$

$s'b11$: // parallel load

$q_int = i0;$

default : // Do nothing

$q_int \leftarrow q_int;$


Endcase

End

Endmodule

© Separate register and combinational blocks -
for describing sequential cks with complex functionalities
we separate combinational and sequential blocks.

- we use this style for "shift registers cks that can shift its contents a specified no. of positions to the right or left"
- The block diagram is shown below



- left/right shift is ...
- The no. of shift is determined by s_cnt.
- The shifter use 0's to fill vacant positions.
- The ld loads d_in into the shift register
- The verilog code is represented as

```
module shift_reg (input [3:0] d_in, input, clk, sr, sl, ld, rst,
input [1:0] s_cnt, output reg [3:0] q);
```

```
reg [3:0] int_q;
```

```
always @ (d_in, q, s_cnt, sr, sl, ld)
```

```
begin: combinational
if (ld)
int_q = d_in;
else if (sr)
int_q = q >> s_cnt;
else if (sl)
int_q = q << s_cnt;
else int_q = q;
end
```

```
always @ (posedge clk)
```

```
begin: register
if (rst), q <= 0;
else
q <= int_q;
end
endmodule
```

② Counters:-

Counter coding is similar to shift register except that arithmetic add (+) and subtract (-) operations must be used for count_up & count_down

① up_counter:-

The below code shows 4-bit upcounter ckt
module counter (input [3:0] d-in, input, clk, rst, ld, u,d,
output reg [3:0] q);

always @ (posedge clk)

begin

if (rst)

q = 4'b0000;

elseif (ld)

q = d-in;

else if (u-d)

q = q+1;

else q = q-1;

End

endmodule

- If $u, d = 1$ the counter counts up-wards and if $u, d = 0$ the counter counts downwards.

- when counting if q reaches 1111, then adding a 1 and capturing the msb 4 bits causes the count sequence to roll back to 0000 and continue the count from there

② Gray-code Counter:-

A Gray-code counter cannot use arithmetic operators

∴ Gray code counter is developed by using look-up table using a external memory etc.

- The next count is lookup from a memory of sixteen 4-bit entries

- Each memory location contains the address of the location treated as a gray code no '+1'

Eg:- location 7 (0111) contains 0101 (∵ 0111 + 1 = 1000)

and its next count up is 0101 that is gray




Fig: Gray-code counter diagram

The Verilog code for gray-code counter is

```
module gray-counter (input [3:0] d-in, input clk, rst, ld,
                    output reg [3:0] q);
```

```
    reg [3:0] mem [0:15];
```

```
    reg [3:0] im-q;
```

initial

```
    $readmemb ("mem.dat", mem);
```

```
always @ (d-in or ld or q)
```

```
begin: combinational
```

```
if (ld)
```

```
    im-q = d-in;
```

```
else
```

```
    im-q = mem[q];
```

end

```
always @ (posedge clk)
```

```
begin: Register
```

```
if (rst)
```


$q \leftarrow 4'b0000;$

else

$q \leftarrow i_{m-q};$

end

endmodule

③ LFSR and MISR:-

A linear feedback shift Register (LFSR) is used for pseudo random number generation.

— A LFSR is a shift register with feedback and XOR gates in its feedback or shift path.

— The initial content of the register is referred to as "seed", and the position of XOR gates is determined by the polynomial (poly) of the LFSR.

— A multiple input Signature Register (MISR) is like an LSR, but with parallel input and output.

— A MISR is used for signature generation of multi-bit input vectors.

④ LFSR:-

— An LFSR with 10101 polynomial is shown as

- The figure shows LFSR made of DFF's and XOR gates in its shift path.

- The position of XOR gates determine the poly of the circuit which is 1001.

- The seed, which is the initial value of register, attach set and reset inputs of individual FF's of the shift reg.

- The LFSR seed and poly determine bit values that are generated on the Serial output of the ckt (Sout) as Serial input bits (Sin) are being shifted in the program is written as follows

```
module dff (input clk, set, rst, d, output reg q);  
    always @ (posedge clk or posedge set or posedge rst)  
        if (set)  
            q <= 1'b1;  
        else if (rst)  
            q <= 1'b0;  
        else  
            q <= d;  
endmodule
```

```
module structural_lfsr # (parameter [3:0] seed = 4'b0)  
    (input clk, init, Sin, output Sout);
```

```
    wire im1, im2, im3, im4, im5;
```

```
    dff # [3:0] (clk, {4 {init}} & seed, {4 {init}} & ~seed,  
        {im1, im2, im3, im5}, {im2, im3, im5, Sout});
```

```
    xor (im1, Sin, Sout);
```

```
    xor (im4, im3, Sout);
```

```
endmodule
```

(b) MISR:-

- MISR is used for signature generation and data compression

- Over a period of several clocks, parallel data into a MISR are compressed with the existing MISR data.

- The final data depends on the MISR initial data (seed) and its XOR and feedback structure (poly)

- The below shows MISR program

```
module # (parameter [3:0] poly=0) misr (input clk, rst,  
    input [3:0] d-in, output reg [3:0] d-out);
```

```
    always @ (posedge clk)
```

```
        if (rst)
```

```
            d-out = 4'b0000;
```

```
        else
```

```
            d-out = d-in
```

```
    endmodule
```

(4) stacks and Queues:-

Register modeling and memory read write operations can be combined for describing stacks and queues

- A Queue has a memory block and read & write pointers.

- Read and write pointers are described as registers and counters that provide address pointers for the queue memory.

- Combinational logic blocks are used for providing full and empty indicators for the queue memory.

② FIFO:-

A first in first out (FIFO) queue is a queue of data such that the data that is written into it first, is read from it first.

- The below figure shows the block diagram of FIFO.

- The 'pointer' block provides read & write pointers according to the operations, into the queue.

- The 'count' block keeps track of the no. of data in the queue and detects issues empty, full flag. These flags are generated by combinational blocks using the present count of data as input.

- The 'read' block uses the read pointer to read from the Queue memory.
- The 'write' block uses the write pointer to write pointer to write into the Queue memory.
- The read write blocks share the 'FIFO-ram' memory.
- The verilog code for fifo is written as follows

```

module fifo (input [7:0] data-in,
             input clk, rst, rd, wr,
             output Empty, full,
             output reg [3:0] fifo_cnt,
             output reg [7:0] data-out);

```

```

reg [7:0] fifo_ram [0:7];

```

```

reg [2:0] rd_ptr, wr_ptr;

```

```

assign Empty = (fifo_cnt == 0);

```

```

assign full = (fifo_cnt == 8);

```

```

always @ (posedge clk)

```

```

begin: write

```

```

if (wr && !full)

```

```

    fifo_ram [wr_ptr] <= data-in;

```

```

else if (wr && rd)

```

```

    fifo_ram [wr_ptr] <= data-in;

```

```

end

```

```

always @ (posedge clk)

```

```

begin: read

```

```

if (rd && !Empty)

```

```

    data-out <= fifo_ram [rd_ptr];

```

```
else if (rd == wr || wr == empty)
    data_out <= fifo_ram [rd - ptr];
```

```
else if (rd == wr || wr == empty)
```

```
    data_out <= fifo_ram [rd - ptr];
```

```
end
```

```
always @ (posedge clk)
```

```
    begin : pointer
```

```
        if (rst) begin
```

```
            wr_ptr <= 0;
```

```
            rd_ptr <= 0;
```

```
        end
```

```
    else begin
```

```
        wr_ptr <= ((wr == !full) || (wr == rd)) ? wr_ptr + 1 : wr_ptr;
```

```
        rd_ptr <= ((rd == !empty) || (wr == rd)) ? rd_ptr + 1 : rd_ptr;
```

```
    end
```

```
end
```

```
always @ (posedge clk)
```

```
    begin : count
```

```
        if (rst) fifo_cnt <= 0;
```

```
    else begin
```

```
        case ({wr, rd})
```

```
            2'b00: fifo_cnt <= fifo_cnt;
```

```
            2'b01: fifo_cnt <= (fifo_cnt == 0) ? 0 : fifo_cnt - 1;
```

```
            2'b00: fifo_cnt <= (fifo_cnt == 8) ? 8 : fifo_cnt + 1;
```

```
            2'b11: fifo_cnt <= fifo_cnt;
```

```
        default: fifo_cnt <= fifo_cnt;
```

```
    endcase
```

End

End

Endmodule

In the above program $\&$ always blocks that are sensitive to the positive edge of the clock handle,

writing (write), reading (read), updating read & write pointers (pointer), and keeping the fifo count (count) exists.

- Concurrent with these block two assign statements issue Empty & full.

- The write block writes into fifo-ram if it is not full. If both rd and wr inputs are active, full is not checked and memory is written into.

If none of these conditions hold, the memory is intact.

- The read block reads from fifo-ram if it is not empty. If it is empty and both rd & wr inputs are active, data from the present pointer location is read into data-out.

- The pointer block implements two counters for read and write pointers. Separate from these pointers, the count always block performs incrementing and decrementing fifo-cnt depending on read & write operations being done.

- The count block uses a case statement with default, which handles ambiguous values on wr and rd. In this case, fifo-cnt is left intact.

State machine coding:-

coding styles presented so far can further be generalized to cover finite state machines of any type

- This session shows coding for moore and mealy s.m's.
- Here we use sequence detector as an example.

(a) Moore machines:-

A moore machine is a state machine in which all outputs are fully synchronized with the circuit clock. In the state diagram form, each state of the machine specifies its outputs independent of the circuit inputs.

- In verilog code of moore state machine, only circuit state variables participate in the output expression of the ckt.

- fig shows 101 moore sequence detector with its corresponding block diagram & related verilog code.

— Verilog code

```
module moore-det (input x, rst, clk, output z);
```

```
localparam [1:0] // To assign values to states of machine
```

```
reset = 0, got1 = 1, got10 = 2, got101 = 3;
```

```
reg [1:0] current; // Holds current state of machine.
```

```
always @ (posedge clk) begin
```

```
  if (rst)
```

```
    current <= reset;
```

```
  else
```

```
    case (current)
```

```
      reset : begin
```

```
        if (x == 1'b1)
```

```
          current <= got1;
```

```
        else
```

```
          current <= reset;
```

```
      end
```

```
      got1 : begin
```

```
        if (x == 1'b0)
```

```
          current <= got10;
```

```
        else
```

```
          current <= got1;
```

```
      end
```

```
      got10 : begin
```

```
        if (x == 1'b1)
```

```
          current <= got101;
```

```
        else
```

```
          current <= reset;
```

```
      end
```

```
      got101 : begin
```

```
        if (x == 1'b1)
```

```
          current <= got1;
```

```
      end
```

```

else
    current <= got10;
End
default: begin
    current <= reset;
End
Endcase
End
assign z = (current == got101) ? 1 : 0;
Endmodule

```

- In the before program, we used localparam declaration to assign values to the states of machine.
- Because our state diagram has 4 states, 2-bit parameters are used for the state names.
- we also used current as a 2-bit reg which is used to hold the current state of machine.

(b) mealy machines:-

- A mealy machine is differ from a moore machine in that its outputs depends on its current state as well as inputs while in that state.

- fig shows 101 mealy machine sequence detector and its corresponding block diagram and verilog code.

Verilog code :-

```
module mealy_detector (input x, rst, clk, output z);
```

```
localparam [1:0]
```

```
reset = 0, got1 = 1, got10 = 2;
```

```
reg [1:0] current;
```

```
always @ (posedge clk) begin
```

```
if (rst)
```

```
current <= reset;
```

```
else case (current)
```

```
reset :
```

```
if (x == 1'b1)
```

```
current <= got1;
```

```
else
```

```
current <= reset;
```

```
got1 :
```

```
if (x == 1'b0)
```

```
current <= got10;
```

```
else
```

```
current <= got1;
```

```
got10 :
```

```
if (x == 1'b1)
```

```
current <= got1;
```

```
else
```

```
current <= reset;
```

```
default :
```

```

current <= reset;
Endcase
End
assign z = (current == got10 && x == 'b1') ? 'b1' : 'b0';
Endmodule

```

- Here a 2-bit local param construct is used for defining the states of this machine.

- Because the machine has three states, and two state variables are used to represent them, one combination (i.e., 11) of the state variables becomes unused. The default in the case statement handles this.

(c) Huffman coding style-

Huffman coding style of digital system characteristics
 is a combinational block with feedbacks through an array of registers.