
17/12/19.

Unit-1.

8086 Architecture.

Functional Block diagram of 8086:



8086 Supports 16 bit ALV, a set of 16 bit registers & provides segmented memory add setsing capability a sich instr. Set, Powerful interoupt structure, fetched instr. queue for overlapped fetching & execution.

8086 is divided into two separate In al parts. (3) Bus Interface Unit (BIU) (i) Execution Unit (EU) Functions 9 BIU; i) It Jetches the instois from the memory ii) It reads the data from memory (or) I/o devices. iii) It wortes the data into the memory 60) I/o devices i) It supports instr. queue. v) It provides address location facility. * Functions of EU; ?) EU provides control circuit ALU, flag register, instruction decoder, general purpose regis, pointer & index regis ii) FU. Selects, the data depends up on the user app's with the help of general purpose regis. iii) It also perjos all the arithmetic. operations with the help of ALV.

Instruction Queue:

To inc. (7) the speed of the Program execution, the bus int. Onit fetches

6 instr. bytes. These prefetched instr. bytes are held for the execution cenit in a group of regis is called as queue.

With the help of queue it is possible to fetch next instr. when the current instr.

18 in execution.

Internal Function of 8086:

BIU fetches the data from memory &

The regis. This data will be stored to
the segment regis. These regis provide
particular address location of data.

BIU fetches the data to the instr. quine
the instr. quiene data is decoded by
using control Cht.

The decoded dorta is bent to the execution cuit through the system bus & these
data is stored in general purpose regis.

the general purp regis are used to select the data which operation should be performed depending copon the user app. This data is jetched to ALU. ALU performs all the operations & these results are Bent to the BIU, the BIU write the results into the memory. I) there is any plag in the ALU, that will be stored 800 the glag reg. The instr. operations is divided by 3 parts. (1) Fetching (i) De coding (ii) Executing

1812 Registers Organization:
The 8086 registers are divided into 4

types.

(General purpose reg.'s CA\$,BX,CX,DX).

(i) Segment regis (CS, DS, ES, SS)

(ii) Flag reg. 18 €

(N) Index (00) Pointer regis.

(1) General Purpose Registers:

General purpose regist are 4 types:

AX, BX, CX, DX.

10	15 8	7 0
AX	AH	AL
BX.	BH	BL
CX	CH	Ch.
DX	DH.	DL_

They are 16 bit segis. The letter x' sep sesents. total seg.

Ax is used as an accumulator for arithmeter so logical operations.

BX: The seg. is used to store the gyset value

CX: CX is general combol seg. It is used for looping & counting of no. of instructions

DX: DMultiplication & Vo addressing

Flag Registers:

Flag registers are divided into 2 types.

(D) Status glag reg. (C. CF, PF, AF, ZF, SF, OF)

(ii) Control 11 " (TF, IF, DF)

Toop flag:

one-way to debug a program & roun the program for one instruction at a time is called as single stepping execution. If the machine follows single step execution, then trop flag is set. Otherwise, it is Texa. Interrupt flag:

It is set a certain type of interrupt can be recognised by 8086, otherwise these interrupts are ignored.

Direction flag:

It is used for string instr. If DITE the str is processed from the lowest address to higher address. It is also called as auto increment process.


If IT=1, the Sto. is processed from highest address to lowest address. It is also called as auto decrement method.

Problem: I write the contents of the flag reg. after execution of foll addition. 0000 00 000 0011 . 0101 1001 0010 1001 0010 1010 1000 (F=) ZF = 0 SF=1 OF=0 AF-O Segment seg.'s are divided noto 4 types. (1) Code Segment (ii) Data (iii) Extoa (N) Stack 11 1) Code Segment: Code Begment is used in addressing a memory location It holds the upper 16 bits of the starting address of the segments. It receives the code from Stack Segment: It PB used for the upper 16 bits of the starting address for the program Stack.

Extra Segment & Data Segment: It stores the upper 16-bits of the Starting add. 9 2 memory segis which are used for data. It receives the data from the memory. Pointer & registers: To get 20-bit thysical address, each Begment seg: s are associated with the pto. & roder reg.'s. The pto. seg. 18 It (instruction Pto.) SP (Stack pto) BP (Base Pto.) Index reg. 8 are Source endex, destination 1912. (Memory org.)
Memory Segmentation! Memory is divided into two types. 1 Linear addressing method (ii) Segment

(D) Linear Addressing Method: The entire memory space 18 available to the processor in one knear array. (i) Segment Addressing Method: The entire memory space is available In beginnent way in rows (or in columns. The MAB memory is divided into 16 logical segments . Each segment is 64 kB. The 16bit contents of the segment register gives the Starting (00 base address of a particular segment. To address a specific memory location (08) physical memory location within a segment we need an offset address. The gyset address is also 166ts & is provided by one of the pointer (60) index register. Rules Jos memory Segmentation; OThe Jour segments should not be overlapped The Begment can Start at any memory

address which is divisible by 16.



Advantage of Memory Segmentation:

It allows the memory addressing cotactly copto IMB & address 15 associated with no dividual Beginnent registers.

Generation of 20-bit address (or) Physical Address Calculation:

To access a specific data from a specific memory location from any segment, we need 20-bit thysical address.

ES 341AH. Code Segment)

0011 0100 0001 1010

Left Shift & 10 sert Zero.

0011 0100 0001 1010 0000

offset address: 32114.


0011 0010 0001 0001.


Physical address: CS+IP 0011 0100 0001 1010 0000 0011 0010 0001 0001 PA: 0011 0111 0011 1011 0001 P.A: 373B1H. 373B1H Overlapping Segmentation: If any two segment segis consist. bame address memory location, et 13 called as overlapping segmentation. Non-overlapping Segmentation: If segments have different memory location, then Pt PB called as non-overlapping segmentation. 55 55 E5 ES 05 Over-lapping. Non-overlapping.

	ter assignment	
Type of Se	egment Register	Effective address
instauction jetch.	Code Segment	Insto. Pto.
Stack operation	Stack Segment	Base Pto, Stack Ho.
Data	Data Segment	Source Index Ceffective address
Storng Source	Data Segment	Source Index
Storng Destination	ES (Extra Seg.)	Dest. Index
BX is a pto.	D3	BX.

Examples jor register assignments: Q. Segment: CS=1000H, DS=2000H, SS=3000H, ES = 4000H glad: BP=0010H, BX=0020H, SP=0030H, SI = 0040H, DI = 0050H. 1 MOV AL, (BP) A. BP = 0010 H. SS = 3000 H. (16-674) Left 8 hilt: 3 0000 finsest 03 offset address: 0010 P.A: 30010 H. data at this -) The instruction copies a bit from the memory beation to the AL seg. -> The effective address for memory location Contain BPReg. -) BP offset is added to the stack segment dest. Bour le (ii) Mov CX, (BX) -Insto. copies a DS = 2000H (16-bit) word (16-bit) left 8hift: 2000 of Einsert of John memory Joset: 0020 location to CX reg. PA: 200020H (20-bit) +BX PS associat -ed with D5.

(ii) MOV AL, (BP+SI) SS bas higher poronly than Ds. BP:0010 Because it does SI: 0040 glad add:005 OH. Stack oper's also. 35 -> 3000H left shift = 30000H Ernsest of 9/set -> 0050H P.A: 30050H. (N) MOV CS: (BX), AL : represents addition BX = 0020H CS: 1000H left slight & insert o: 10000 H. · 1/8et: 0020H 1002011 The instruction byte copies from the AL reg. to a memory boation. The effective address this mem. location is contained in Bx location Default Bx will be added to the DS to produce the Physical address. CS: (BX) indicates that BIV wants to add the effective address to the code segment





24/12 Signal	Description and (Max. mode	Pro diagram 9 8086:
GND I		40 DVcc
AD1442		39 TADIS
ADI3 = 3		38 TA 16/53
AD1254		37 DA 17/54
ADII 5		36 PA 18 155
ADIOC 6		35 PA 19156
ADA 57		34 - BHE /S7
AD858		33 TIMN MX
AD7 49		32 7 RD M
AD6 = 10		31 PRO 1970
AD5 4 11	8086	30 PRQ/GTI
AD4 E	2	29 Dlack-WR
-AD3 = 13	3	28 132-M/10
ADZE II	4	27 15 - UTR
ADI 113	5	26-130-DEN
ADOCIO	6	25-1250-ALE
NMITI	7	24 - I R SI-INTA
INTRE 18	3	23-17EST
CLE CIE	1	22 TREPTOY
GND =2	0	21 TRESET

Minimum mode of 8000.	1	
	0	
	4	11.
GND U		Vcc
AD14 T 2	_	AD15
ADI3 T 3		A 16/53
AD12 04	1	A17/S4 A18/S5
ADII t 5	5.	A19/56
AD10 = 6		3HE/57
AD977	3 1	MN/MX
ADATI	2 5	RB
A074 9	P	HOLD.
	P	HLDA
ADS + 11		MEO
TD9 C 12		
AD3 413	1	DTR
AD24 14	6 12	DEN
ADI [5	5 0	ALE
	9/1	INTA
NIXI I 19	13 7	TEST
INTRUIS	2	READY
and the land	21 1	RESET

8086 is a 40-pm IC It is available in Dual Inline Package CDIP). It consists 20 address bits & 16 data bits. 8086 HP is operated in 2 modes.

(2) Max. mode: Multiprocessors are connected to I/o and Memory& these are used in large devices.

(i) Min mode: One processor 98 Connected to Ito Jovices & memory & this is used to 9n small devices.

In 8086, 32 pins are operated in both miss. & max. mode.

8 pins are operated either max. mode 60 min. mode.

Min. mode pins:

31 -> HOLD

30 -> HLDA

29 -> WR

28-) M (\$0

27 -> DT/R

26 -> DEN

25 -> ALE

24 -> INTA

Max. mode pms: 31-24 RQ /GTO, RQ/GTI, LOCK 52, 51, 50, Q50, Q5, 21/A DO -ADIS: These signals are bidirectional & multiplexed. During the 1st clock cycle these pins are consist address information & in the remaining cycles, they contain data info. The address is separated by address latch enable pm. A16/53: - A19/56: (Address/Status): During the 1st clk cycle, they contain address info. In the remaining cycles, they Contain Status info.

S3 &54 Indicates the signed segment register which is used for generating 20-bit Physical address.

53	Sy	Segment	Register.
0	0	ES	
0	1	SS	
(0	C5	
	1	D 3.	

55 sepresents the Status of intersupt flag. & SG is always Zero (0) unused. NMI: (Non-Maskable Interrupt 1/ag): This 18 an interrupt request to processor from external devices. It cannot be disabled by using interrupt flag.

INTR (Intersupt Request):

It 18 a maskable interrupt request to processor from external devices. It can be enabled (08) disabled using interrupt Jlag.

GND (Ground):

This i/p should be connected to the -ve terminal of the DC Scopply.

CIKCLOCK):

This 3/p clock signal provides the Bynchronization for the HP. This signal should have a duty cycle of 33%. for proper functioning of the MP. The CIE freq. depends upon the version of 8086 fep.

Version Frequency.

8086 - I SMHZ

8086-I SMHZ

8086-II IOMHZ.

Vcc:

This ip is connected to the the

terminal of +5V DC Supply.

BHE/SH: (Bus High Enable):

Dusing the 1st clk cycle, it contains

no of bits. data info. Remaining cycles, it contains 57.

BHE	BLE (Ao)	No. of pig.
0	0	Total word
0	1	Upper 8-bits
1	0	Lower 8-bits
1	1 1	No operation.

57 15 always high.

MN/MX:

IJ MN=1, the 8086 is operated in min mode.

THEST: 8086 18 operated in max. made.

The signal is only used by the wait instruction. The 8086 enters into a wait state after execution of the low signal on the TEST pin. The test signal is synchronised internally during each clk cycle.

READY:

This ip signal indicates to the MP whother memory (or) ip devices is ready for data transfer. If it is high, they are ready. If it is bow, HP waits for to become high.

RESET:

This i/p signals resets the HP. At that time, all segment regis & offset value equal to zero. The code segment reg. is initialise d to FFFFH; after reset the processor executes instails from memory location

FFFFOH.

RD:

RD=0, then processor reads the data from the external devices.

Maximum mode Pins:

RO/GTO, RO/GT1: These 8ignals are used as 8p:3 & 0/p:3. Other processors send the request for the system bus & 8086 up sends the grant for the request using these signals. RO/GTO is having the highest priority than RO/GTI

LOCK: This signal indicates the instrumble Lock prefix is being executed & it cannot be used by other processors (b) controllers.

32, 51, 50 (Status bits):

These bits represents status of machine

cycle				
V	52	51	50	Machine cycle.
	0	0	0	intersupt acknowledge
	0	0	1	I/o read
	0	1	0	Flo worte

52	Si	So	Machine Cycle.
52	1	1	Hay
	0	0	Enstouction Jetch
(0	1	memory read.
1	1	0	memory write
1	1	1	in active.
			- Total Bridge Bridge
QSI JQSo"			The many all the first
It	sedse	esents	Latus of queue.
Q31	Q5	30	Aatus of queue. Status of queue.
0		0	Queue is idle
0		1	1st bit 18 enter into Q?
1		0	Q' PB empty.
)		1	Subsequently perform
			Q' Insto.
Min. mo	ode	Pin8:	The state of the s
			and the same to the same
Th	is pi	to the	dicates a request by
1/0 device	28. IJ	it 18	high, the HP Stop8
executing	enst	o.'S.	

HLDA: This pin will be high by processo to indicate that hold req. has been accepted.

WR: When WR =0 it writes the data into the memory (00) I/O devices.

M/IO: It 8hows the direction of databases If M=1, the data will be stored in the memory. If IO=0, the data will be fetched from the I/O devices.

DT/R: It sepsesents the data townsmission & secesving. If DT=1, the data will be townsmitted. If R=0, the data will be secesving.

DEN CData Enable Pin):


This signal is used for enable the data from ADO to ADIS.

INTA:

This pin is activated by processor in response to INTR signal. This signal identity the identity the asset to INT. type of the CPU) processor

ALE (Address Latch Enable): It 18 used to separate address lines from the multiplexed lines. ADO 7415373. 74LS373 7415373

30/10-
Physical Memory Organisation of 8086:
Physical Memory Organisation of 8086:
Data Ing B DIS
BHE
address ASTA19 AI STA19 address
address taging of The address
bank
IMB of memory 18 divided noto 2 banks.
Each bank Consist 512kB of memory.
BLE (ex) Ao 18 used to allow the lowers bits of data from the remove location
A, to A19.
BHE PB used to allow the upper bits
of data (D8-D15) from the same memory
address location A, to A19.
BLE: even address bank.
BHE: odd 11
BHE BLE No. of data bits
BHE Odd 11 BHE BLE No. of data bits readwrite operation 0 Opper 3-bits of data
odel address bant
read histe spendion 1 0 Lours 8-bits of data
even address bant.



M/IO demultiplexed at the falling edge of the T, CIE pulse. The processor sets to ALE signal, ALE 98 used to separate address & data. 7-Address & data Starts demultiplexing at the level toiggering of ALE & falling edge of T. It continues up to T2. At T3 Jalling edge, the data comes on the bus. TAddress & Status is demultiplexed at the falling edge of Ti & the status will be started at the level edge of To. -The processor sets DTR. It receives the Porto at the falling edge of Ti. -> The processor sets RD. It reads the data when the data comes out so the multiplexed lines. -) Then the processor sets to DEN. It enables the data when the data comes from the multiplexed lines.

Mgs. made write operation: Timing Drag. Dala Status 53-57 Agg. & States DIE WR DEN 3 points from Min. mode read operation.

The address & data Starts demultiplesome at the level trigger of ALE & the falling edge of T. The address will be comes out during the 1st CIK pulse & the data will be stort at the falling edge of 5. -> Address & Status :8 demultiplexed of the falling edge of Till Status will be Start at the level edge of T2. -) The processor sets DT/R. It toomsmits the info. at the falling edge of Ti. - The processor sets wR. It writes the data when the data comes out from the multiplexed lines. The processor sets to DEN. It enables the data when the data from the multiplexed lines.

Maximum mode Read Operation: In max. mode configuration, additional ckt is required to control & generate the Brands = 8288 controller PS used to generate the signals MRDC Memory Read Data Command), MWDC (Memory Write Data Command IORC (I/O Read Command), IOWC (I/o write Command, DT TR, ALE, DEN. 32-50 3-50 madre Address/Status. AND BHE/ST Address/data (AD = ADO) ALE TEN

Write Operation Max. mode: 32- So Produce flood AND BHEST Address bloom (175-AD) Mwnood Towc WE -- , DEN-The i/p signals are slow to sent the info. to the Processor. Then the WATT dk pulses are included in blu T3& T4. After the wait CIK pulse, the neady signal PS Enable 11- X12 X 75 + The RQ/GT the request & grant signals are enable rising edge of clk pulse.

3/1/20.

Instruction Set and Assembly Language
Program of 8086.

Instruction Format:

The Instruction format consists Of Code & Operand.

opeale operand

OP code;

Opcode shows the type of instruction.

Operand shows the data register, memory location and I/O.

The instruction format length 1-6 bytes one byte instruction:

[Opcode]

EX: JMP, JNZ, CBW Convert Byte (0 Word)


One byte instauction register to register:

The Contents in the Bx register will be moved to stack register

Two byte instruction register to registery loeg. og/M Opcode 2 byte Ibyte EX: MOV AX, BX. Two byte instruction register to registery with no displacement: Opcode reg. R/M Nodisp. AX, (SI). Two byte instruction immediate data: EX, MOV AX, 05 MOV BX,03 Add Al, Bl. Topade / Toog. Idata Three byte enstructions immediate data: opade og. Lower bits UPPER bib 1 byte 2 byte 3 byte EX: MOV AX, 1234H.

Addressing Modes. The way of sepoesentation of data operand in the instruction format is called as Data Addressing Mode. Addressing modes are classified onto 3 types. 1) Data Addressing Mode 2) Program Memory Addressing Mode 3)Storck Data Addressing Mode es divided esto 8 DImmediate Addressing Mode. Mov Ax, 05H data direction D. 45 { Copies OSH into Ax reg. } AX= AH+AL = 00 05H. (i) Register Addressing Mode: MOV AX,BX. { Copies the contents in BX reg. to AX 16-bit reg. 3.

(ii) Direct Addressing Mode: MOV AX, (3000H) El. Address logiset address EA is associated with data segment reg. (default) DS=1000H 100004 3000 Phy. Address: 13000 H 130004 EA (iv) Register Indirect Addressing Mode: MOV AX, (BP) BP = 2000 H Stack Squent = 3000H.




Dest Index, Source Index are used in Storng operation. S.I P. Address & used to represent the Starting H. of the array & D.I represents the ending Pt. of the are (VP) Register Relative Addressing Mode: MOV AX, (BX+3000H) BX = 2000H 30004 EA: 5000H D.S: 2000H P.A: 20000H + 500 04 2500 OH.

(V97) Base Plus Index Addressing Mode: MOV AX, [BX+DI+3000+1] BX = \$000 H. DI=5000H. EA = 90000 H. D.S= 3000 H. p. A= 30000H 90004 39000th 39000H AL 39001H AH (Viii) Storng Addressing Mode: Movs BYTE The contents of 5I & DI are automatically incomented (08) decremented by one byte. Addressing modes for accessing 1/p-0/p modes: out ost, AL Pn AX,80H in Axidx.

Frogram Memory Addressing Moder They are classified noto 3 types. 1) Direct Program Memory Addressing Made 2) Relative 3) Indixed 1) Droect P. M. A. M'S: In this addressing mode, address where to tourser program control & specified within the instanction along with the opcode Initially, these addressing modes are associated with code Segment & Insto. Pto. C5=2000H IP=3000H Phy. Add.: 23000H The JMP inster. is jump to 23000H memory location for the rext instruction. 堅 JMP CALL JNZ (Jump Hon-setum to Zeros)

Inter Segment Jump: If the Bource & destis are different reg. 15, it is could as inter Seg. Jump (00) Jos Jump. 2) Relative, P.M.A.M.S: JMP(QS) 200014 The JMP enstruction steps the 5 bytes of memory, the address in relation to the instr. Ptr. 98 a file that adds to the Instit. His. Intra Segment Jump: The Source & dest's are Same Begonent regis, it is called as into Beg. Jump (08) mean Jump.

3) Indirect Segment P.M.A.Mis: JMP BX: Jumps to memory location add Gold by BX with in current code so JMP NORTOR (BX): Jumps to memory location addressed by the contents of data somewh memory location addressed by BX within the coverent code beginnent. Stack Memory Addressing Modes: These addressing mades are associated with Stack Segment seg. & Stack Hr. The spl. pts. seg. 18 called the stack pts., during push & pop exections stact pto. -seg. gives the address of memory where the rojo. 18 to be stored & where to be read. The memory location currently pointed by Stack pto. 98 called Top of Stack. TEND of SS. Top of Stack AH AL UFFFEH Start of SS



Data movement Instanctions;

Data movement instais are classified in 6

5 types.

(1) Movement Enstr. is.

2 Stack Posto:'s

(3) Load effective address instris

(4) Storng Enstor's

(5) Other instris.

1) Movement Instructions:

MOV AX, BX

MOV AL, OSH

MOV AX, [BX].

(2) Stack Instructions:

. PUSH CX

POP CX

3 Load effective address Instructions:

1) LEA SI, BP

LEA BX,SS: STACK_PTR

Load Source Index negister with offset of Base Pointer in Data Segment Reg.

BX is loaded with stack pts. offset

address in Stack Segment reg.

2 LDS BX (3910+1) Load BX seg. with data which ps Stored in memory location 17 D3 reg. 3) LES AX, (3901+1) Load AX reg. with data which is Stored in memory location on Extra Segment (4) Storg Data Transfer Postouctions: i) MOVS/MOVSB/MOVSW. 3I-> Source Index, DI-> Destination Index. MOVSB -> Moves a byte from SI to DI. MOVSW > 11 11 wood 11 11 11 1188PO. 10 MI. . 2) REP (repeat): Condition exest Instauction. REP The Posto's will be repeate until the Specific condition exists. 3) LODS /LODSB/LODSW: (Goad Storng / Load Storng Bejte / Losswood) MOV SI, OFF_PTR LODS OFF_FTR (loaded from AX 00%)

The off-pto is loaded with the data which is stored in the AX seg. (default)

4) 5105/STOSB/STOSW: (Store)

MOV DI, Sum_th

Stosw Sum_th.
Sum_th :8 stores with a word from

AX reg.

5) Other Data Transfer Posts's:

-) XCHG destination, Source.
- 2) XLATT: Translate a byte in AL

IN & OUT Posts's.

· IN AL, 0983H

(Source represents post no.)

The data is moved to AL reg. from the post no.0983H.

· OUT 0832H, AL

The data which 98 Stored in AL reg.
will be moved to 0/p post 0832H.

2. Aothmetic & Logical Instois: They are classified toto 8 types. (1) Addition instrig. (ii) Subtraction (ii) Multiplication (D) Division (BCD & ASCII (V) Comparision (vii) Basic logic anstris (AND, OR, NOT, EX-OR) (H) AND, OR, NOT, EX-OR) (Viii) Shift & rotate Posto's (i) Addition Instor's: ADD 05,03

ADD Dest, Source. ADD AX, BH 20/160. Dest., Source (with carry.) (1) ADD destination, source EX: ADD AX, BX { BX+AX}.


(2) Addition with Carry: ADC destination, Bourse EX: ADC ALBL {BL+AL+C+}. (3) Procoement INC destination INC AL & the bytes to AL 98 incomended by (ii) Subtraction enstructions: (1) Subtraction: Es sub destination, source. Bub ALBL &BL-ALZ. (2) Subtraction with Borrow: Ex SBB destination, Source. SBB AL, BL &BL-AL-B3. 3) Decrement: DEC destination DEC AL Ethe bytes in Al decremented by (4) Negative instruction:

NEG AL EIL gives 2'8 complement of destina

NEG destination

(ii) Multiplication instructions: (D MUL Source: MUL BX. (1) Division instauctions: (1) DIV Source: DIV BL (V) Compare instructions: CMP destination, source CMP AL, BL. Eit compares the bytes in BL with ALZ. (vi) BCD and ASCII instauctions: (BCD: Binary Coded Decimal.) Two types. DAA Edecimal adjust after addition? 2) DAS { decimal adjust after 8 ubtoaction}. 1) DAA DAA destination AL: 1001 0110 BL: 0000 0111 EX: ADD AL, BL. 1001 1101 AL = 10101 1110 >> 9D BL = 1110 000 10111 + 0000 01 10 Adde 1111 =)7F

Scanned with CamScanner



ASCII Avithmetic ASCII numbers sange in value from 3011 to 39H for the numbers 0-9 AAA: ASCII adjust after addition A AS: ASCII adjust after Quotradin AAM: ASCII adjust after multiplication AAD: ASCII adjust before division. AAA instruction : ASCII adjust for addition. * The numbers from 0-9 are represented as 30H-39H in ASCII code. When you want to Add two decimals digits which are represented in ASCII cools it is necessary to mask upper nibble (3) - from the code (it is yeterary to mask upper nibble (3)-fi before addition. The 8086 allows, you to add the ASCII coder for two decimals digite without Marking off the 3" in the upper nibble of each digit. The AAA instruction Com be used after addition to get the curent rescut in appacked BCD form.

Exampler:-AL = 0011 0100 A8C114 CL = 0011 1000 ASC118 ADP AL, CL AL= 0110 1100 BCH = in correct temporary result AL= 0000 0010 unpacked BCD for AAA correy=1-to indicate correct answer is 1:2 decimal The AAA instruction updates the AF and the CF, but the DF, PF, SF, and ZF are left undefined. Note: The AAA instruction only worker on the AL registu AAR instruction: - ARCII adjust after Subtrad The numbers from 0-9 are represented as 30-39 in ASCII code when you count to subtract two decimal digite which are represented in ASCII code, it is necessary to mask, upper nibble (3) from the code before substraction. The 8086 allows you to subtract the ASOII and for two decimal digity without masking

of the 3 in the upper nibble of each digit. The AAS instruction can be used after subtraction to get the auxient result in unpacked BCD form.

Gramplur:

AL = 0011 1000 ASCII 8

CL = 0011 0 010 ASCII 2

SOB, AL, CL AL=0000 0110 BCD06

CF=0

AAS ALZ 0000 OOLD = BCDOL CFZ O no borrow required.

AAM instruction:

Asc11 adjust after Multiplication

After the two unpacked BCD digits

are Multiplied, the AAm instruction is used

to adjust the product to two unpac
Ked BCD digits in Ax.

Cramples

AL=0000 0100 = unpacked BCD4 CL=0000 0110 = unpacked BCD6 MOL CL ALXCL Result in AX.

Ax=0000 0000 0001 1000 =0018H

Ax=0000 0010 0000 0100=0204H

Which is unpacked BCD for 24

Now by adding 3030M in Axregistic we get

the result in ASCII form.

AAD instruction: Ascru adjust before dévision.

AAD converts two unpacked BCD digiti in AH and AL to the equivalent binary number in Al- This adjustment must be made before dividing the two unpacked BCD digita in Ax by an un packed BCD tyte. After the division AL will contain the unpacked BCD quotient and Att will contain the unpacked BCD remainder. The PF, SF and If are updated. The AT, CF and OF are undefined after AAD.

Exampler

AAD AX=0403 unpacked BCD for 43 decimal, CL=07H

Adjust to binary before division

AX = 002BH = 2BH = 43 decimay

Divol Divide Ax by unpacked BCD incl

A L= quotient = 06 unpacked BCD

AH = remainder = 01 unpacked BCD

Now by adding 3030H in Ax register

the get—the quotient and remainder

in ASCII—form.

Scanned with CamScanner

plagic Instauctions: AND, OR, EXOR, NOT AND: AD AND destination, source. AND ALBL. EY= AL. BLZ AL= 0010 1010 BL= 0010 1010 A:0010 1010 OR: OR destination, source OR AL, BL {Y=AL+BL}. AL= 0010 1010 BL= 1110 1010 AC: 11 10 1010 XOR: XOR destination, source XOR AL, BL. AL=0110 1010 BL = 0010 1001 AL: 0100 0011 NOT instruction: NOT destination

NOT AL.

AL= 0010 1010

TEST instruction: (AND)

TEST destination, source.

EXITEST AL, BL {Y= AL, BL}

AL= 0010 1010

BL= 0010 1010

AL: 0010 1010

(Vii) Shift & sotate Instructions:

1) Arithmetic Shift Enstr. 5.


DLosical Shift enstrus

O Arithmetic Shift Instr:


3AL & Shift loft?


SAR & Shift right?

2 Logical Shift Instols: SHL Eshift left? SHR Eshift right?



SAR; destination, count AL,1 Previous MSB Stores the previous MSB value LSB moved to CF. Rotate Instructions: i) ROL -> Rotate Left. 2) ROR -> Rotate Right 3) RCR -> Rotate Right with carry 4) RCL -> Rotate Left with carry. DROL: ROL & destination, count ROL AL,1





Loop Insta's:				
These instructions are used				
to execute a series of enstris some no. of				
times. The no. is specified in the CX register.				
The CX reg. 18 automatically decremented by				
1' each lone after execution of loop insto.				
Until 0x=0, execution will jump to a customa-				
tron specified by a label in the instars.				
Instruction code Description Condition for exist.				
loop. loop-through a CX=0				
Bequence of Ensto.				
loopE/loopZ (08)ZF=0				
loop NE/loopNZ - CX=0 60)ZF=1				
Paocessor Control Instals:				
1) Stc: This insto. sets the carry flag. 2) CIC:				
2) CIC: This instr. resets the carroy flag to zero.				
3,511,50				
This Posto. gives the compliments of carry				

4) Std:

This insto. is used to seld the direct

This is used to reset the direct

This is used to reset the direct

This insto. is used to reset the disco

6) 8ti: Thes instoris used to set the roste or upt flag.

4) Cli: Thes instr. is used to reset the interrupt flag to zero.

External H/w Synchronization Instris:

1) HLT: The HLT instr. is used to

8086 to 8top fetching & executing Postors.

2) wait: This in sto. executes, the 8086 enters into an ideal condition where it is doing no processing.

3) lock: The lock prefix allows the perocessor to that another processor doesnot take control of the system bus while it is in the middle of a executing instoring which uses the system bus.

Amop! At the time of execution of nop instr., no operation is performed except fetch & decode.

3) (escape) esc: when 8086 fetches an esc instruction, the co-processors decodes the instr. & carries out the action specified on the instr.

Program control Townsfer Insto's: They are 2 types.

D'Un conditional program C.T.I (CALL, RET,

Imp (without condition)

2) Conditional Program C.T.I (JMP (with condition))

1) Unconditional Program C.T.I:

The procedure is a group of instris

Stored as a separate program in the

memory & it is called from the main

Program whenever it requires.

Near procederse;

Procedure & main program having same code segment

Far procedure: Procedure & main program baving differ code segment EX! Name PROC Name endp Call: The call ensto. 18 used to tourse the execution to a procedure Ex: CALL named Procedure Near Call: Procedure & call instris in same Code segment Far call: Procedure & call Posts 18 en different code segment RET: The RET instr. will return execution from a procedure to the next Posts. after the CALL enoto. in the calling program.

Imp:
This instruction from the Location

Specified.

Imp 89t: It felches next nosto. from address at label 89t.

Conditional Tump: (Short Imp)

(-128 to 127 bytes).			
Instaction	Description	Condition for Sump.	
JAJNBE	jump if above jump if not below (00) equal.	CEO & ZF=0	
JAE/JNB	Jump of above (00) equal/ Jump of not below.	CF=0 & ZF=1.	
JB/JNAEJC	not above (08) equal.	CF=1 & ZF=0.	
JBE/JNA	Jump if below (or) equal/ Jump if not above.	CF = 1 & ZF=1.	
JUJZ	sump es equal sump es	ZF=1.	
IG/JNLE	Jump of greater/Jump of not less than (00).	ZF=0 &CF=0.	
the state of the s			

JGF/JNL	Jump if greater than 60 equal Jump of not less than	SF=0.
JLONGE	jump if less than / Jump if not greater than Go equal.	SF #0
JLE/JNG	jump if less than (00) equal/jump of not greater	ZF=1 & SF +0 CF=0:
JNE/JNZ	Jump of not zero.	ZF=0
JNO	Jump no overflow	OF=0.
JNP/JPO	Jump if not parity odd	PF=0
JNS	Jump if the	SF=0.
50	gump of overflow flag=1	OF=1.
JP/JPE	Jump of parity/Jump if parity even	PF=1:
JS	jump if sign flag=1 600 gump of re.	SF= .

CBW (convert signed byte to signed word): AL EAL to AX3. AX=AL+AH AL= 1001 1100.

The sign bit of AL CMSB) moved to AH.

AX = 1111 1111 1001 1100.

AH AL

CND (Convert Signed word to Signed Double word)

AX= 1100 1110 1010 1111 (MSB) Bign bit
of AX [reg. will be moved to DX].

DX= 1111 1111 1111.

Assembler Directives:

These instris are given to the assemble

DASSUME:

Operation: The 8086 at any time can directly addsess 4 physical segments (this 18 used to Britishtze the segment seg's), which includes code segment, data seg, stack seg. 2 extra segment

Format: assume cs: code, ds: data, es: extra, 85: sact

2) .code:

operation: This directive provides shortcut in definition of code segment.

Fromat: cade (name)

. code [CS1]

It is more multiple code seg's no one prog. 3) . data: operation; Shortcut in definition of the data segment. Formed: DB -> Define Byte OW -> Define word DQ -> Defre Quadword. DT-> Define Tembytes DD-) Define Double word. Format: Amount DB lOH, 20H, 30H, 40H [Declare array of 4 bytes named amount) 4) DUP: Operation: This is used to initialize several lo cotions & to assegn values to these locations. Formatiname data type num but (value) 8 DUP (\$555H) 5) END: This is used to end the program.) Op: It is return at the last statement of the program. FOI END

DENDM: Op The directive entres the assembles the end of the macro. FO; ENDM. FENDP: Op. The directive enforms the assembles the end of the procedure. Fo: Name of Procedure ENDP. 8) ENDS: Op: end of the segment Fo: segment name ENDS. 24/1. 9) EQU: Operation: The directive enforms the assembler to equate the variable name with another variable name (00) romediate data (00) expressions. Formad: variablemame EQU 8000H PORT EQU 8000H count EQU (array1) Storg variablename Equ 'Storg' 30st EQU 'Hyderabad'. {Soft 88 equal to ASCII value of char. 18}

Op: The directive informs the assembles to socrease the location counters to next siven memory address, of it is not in even address. Toomat: EVEN

EX: DATA Segment

Num DB 55H (o location)
LIST DW 50 DUP(o) (1 location)

The list bootion will be 1. This is an odd address. So the reading of next so words location will be slow. It requires two bus cycles.

DATA Segment

Num DB 55H {O location}

LIST DW 50 DCP(0) {1'location}

EVEN

location

The List location will be 2. It requires
only one bus cycle.

11) EXTRN: operation: The directive es used to access the variables & data from another program modules. Format: for data segment EXTRN variable 1: datatypes 1, variable 2: datatypes 2 for code segment EXTRN address 1: Near (8) fax, address 2; Near (0) far. 12) LABEL: Operation: It is used to assign the name for the particular location counter. Format: Labelrame LABEL labeltype Soft LABEL word. 13) OFFSET:

Operation: This loads the offset address of a variable into a register.

Format: Offset variablemanne. Ex: mov ax, offset arosay.

14) PROC! operation: It imporms the assembles to Start Toocedure Format: PRocorame PROC near/far 15) Pornter: operation: This directive PS used to specify the type of memory address. Formal: Datatipe PTR. 16) Segment: Operation: It 18 used to start of logical Begment. Format: Segmentmanne Segment. 17) MACRO: Operation: The directive tondicates the start of MACRO: Format: macronome MACRO (Arg1... Arg N) 18) Organate: Operation: It is used to assign a numerical value to the particular location counter. Format: org numeric value Ex: org 80 19) PUBLIC: Operation: This dir. is used to access variables

& address from other programming modules.

data segmente Variable I. Format: PUBLIC . Variable N for CS: POBLIC address 1 ... address N. 20) ALIGN: Operation: Thes directive forces the assembler to align the next segment at an address devisible by specified divisor. Format: ALIGN number fd visor Procedures: Procedures are 4 types. 1) Single Procedure (it consists only 1 Bub program) 11 (one procedure calling another pacts 2) Nested 3) Retentoant 4) Recursive 11 2) Nested Proc: PROC 1 P80C2

Dursing this Proc, interoupt occurs & program execution is towns ferred to interrupt beavice routine.

4) Recursine PROC:

It 18 a proc, which calls 928 ef-

Macro 8:

Maroo 18 a group of instrig & it is stored in particular memory tocation. This code will be in proper sequence & it no needs of using call & ret instrig.

Format: Macroname MACRO

DISP MACRO.

Procedure	Macoo.
DIt takes less	1) It takes more
memory.	memoral.
i) It's execution time is	i) It's ex. time is less.
more	
(ii) It is defined cising	MD Using MACRO&
PROC & ENDP directives	ENDM directives.
(ALL & RET POStris.	iv) It 18 accessed by
CALL & RET Enstris.	its name, given to
	macro when defined

diesing Poogsam assembling. V) It will make use V) It will not make use of Stack. g stack VIII is used when VI) It is used when repetitive Posto's are repetitive instris are more. vii) Poogsam flow branches vii) Poog. flow doesnot to procedure & comes branch as macro 8 toteback to main program. ment is replaced by its group of instrict. Prog. flow will be sequential.

24/1/20


Unit-II

Introduction:

To execute the instris, we have to read
the data from the i/p devices & the execute
data will be applied to the o/p devices.
The data transfer is the HP is done by
using I/O ports.


Input Post:

The 1/p devices cannot directly connected to to the HP, these devices are connected to the HP's by using buffer. The buffer provides some data Do -Df. This data is connected to the HP through the data bus.



Output Post:

The o/p devices cannot directly connected to the HP, these devices are connected to the HP these by latch.



vi) M5 ?8 Selected · In vi) M=1, Io=1.

+he8 M=0, Io=0.

-8255 (PPI) Programmable Peripheral Integlace: 8255 13 40 pm IC. It has 24 8/p-0/ppins which can be grouped into 3 posts: Post A, Post B Post c. The 8 bits of post C, can be divided into 8255 can be programmed into 2 modes. 1) Bit set/ Reset made 2) I/p-O/p mode. The i/p-o/p modes divided ento 3 modes. 1) Mode Ze-00 - Sample i/p-0/p. (i) Mode one - 1/p-of with handshaking (ii) Mode two-bidisectional i/p-0/p data boursfer Features of 8255: 1) The 8255 18 a widely used enterface device It is compatable with Intel persons. 12) Each post has unique address & data can be read (08) written to a post 3) In mode Zero, post-A & post-B can be used as 8-bit i/p (00) of posts without handshaking. 4) The upper post bits of post c can be added to the post A & lower bits of post c can be. added to the post-B.

either ip (a) of & 3 lines of post-c in each group used for handshaking.

6) In made-2, only post-A can be used as bidirectional post & handshaking signals are provided with 5 lines of post-C. (PC-3 to PC-7).

The 8255 capacity is 2.5mA & 5V. |

8255 Pin Description:

(2-6 points)

This is an active low which can be enable for data transfer operation blu CPU & 8255.

WR

the data on the posts. (ii) in the control reg. through the data bus buffer.

a:

when this pin is low, the CPU can read the data from the posts.

Do-Dy:

This bidirectional to State (i/p, o/p, selection line) data bus lines are connected to the System bus. These are used to transfer the data from Mprocessor to 8255 & seceive the data from

8255 to 8086. Reset: This is an active high i/p used to rest 8255. When reset ilp is high, the control reg. is cleared all the posts & these are set to y mode. Ao & Ai: Ao & A, represents the Status of read & write operations. RD Operation Cred) WR ES 0 Post A to Data bus 0 0 0 Post B to Data by

1 0 1	0	0	Post c to Data bus buyler
AI AO TOR	RD	<u> </u>	Operation Currito
0 0 0		0,	Data bus buffer to
0 1 0	1	0	11 11 to post B
		0	Data bus buffer to post the data will be moved to control logic

Functional Archetecture of 8255: Data bus Buffer: This toi-state bidisectional buffer is used to integace the internal data bus of The ip 600 o/p. insto 18 executed by the crowther read data from buffer 60 write the data into the bufer.

Ofp data from the Puto the Posts are control reg. & P/p data to the CPU from the Posts all data are passed through the buffer.

Control Logic:

The control logic block accepts control
bus signals as well as i/p. I from the address
bus & commands to the individual group
control backs.

Group A & Group B Controls:

Group A control block Consists port A & PC-4 to PC-7. Group B control block consists port B & PC-0 to PC-3.

Post A: It is a 8-bit post : It can be used in mode 0, mode 1, mode 2.

Post B: It is a 8bit tost. It is used in mode-08 mode-1.

Post C: It is a 8-bit post. It is divided into 2 posts Cupper - PC4-PC7 & Gower-PCO-PC3.


Modes of Operation: 1) Bitset-Reset Mode (BSR) (PG to PG):-Post C bits are used to set (00) reset individua bits. 2) I/p 0/p mode: Mode -0 /3 rmple Ilo: In this port-A & port-B are used as 2 8 imple 8-bit I/o posts and post a as 4-bit posts. Mode-1: In this mode I/p (00) of data toans is controlled by hand shating signals. Hand shaking signals are used to toursfer the data blu devices. Whose doita toursfer speed are not same. Dala by Fr: These hand shaking signals are used to tell the whether printer 18 ready to accept the data (08) not If pointer PB ready to accept the data then after sending data on databus

Computer uses hand shaking 898nal (STB) to tell porter that valid data is available on data bus Handshaking Signals Features: D2 ports A&B fn.18 as 8-bit 7/0 ports 2) Each post uses 3 lines from post Cas hand-Snaking Bignals. 3) I/p & O/p data are latche Mode-2/Bidirectional I: This made uses only port A as the data bus PC3-PC7 are used for handshating purpose. Control words for BSR Format: The bit Selection and the mode selection is depends upon the control register. The control reg. is an 8-bit reg; these regis 8-bit is represented on the control word format. D+ D6 D5 D4 D3 D2 D1 D0 000 - 10 Do=1 bito

276,75 Dy 13 used to represent the made 20,02,03 15 used to bit selection line 18 used exicated word format for set the PC3 bit OXXOIII. control word format for I/o mode: Dy Ds. D2 D, to 00-mode 0 18 -insoles 2 soup A gooup-B. pot c upper) pool-c loser 03-0 80/93 D3=1 {843 Do=187/P3 port A acts as > Post Back as DI=0 50/03 7=150p3 modes modes Dell=00 mode of D2=0 Smale De -ol-mode 1 D2=1 Formule 17 = 1x modez a program to Britialite 8255 in the Configuration given below a) toot A: sample 1/p b) Poot-13: Bromple of d) Post- C: Op Post-Co: P/P.


Scanned with CamScanner

A assume address of control word register ? IN AL, 98H OUT 83H,AL Q. Write a program to pritialite 8255 by Configuration given below post-A: O/p with handshake post-B: 3/p 11 Post. CLi O/p Post-Cu: 1/p. A Assume address of control word seg. of 825 88 23H. IN AL, AEH OUT 23H,AL 8255 Programming & Operation: Programming in mode 0; To operate 8255 & mode -0 set D5/D6 & D2=0




Input Control Signals. STB (Starbe ip): This is an active low signal. This is used to check the required (08) Valid data 88 transmitted 60 not. IBF (I/P Buffer Full): This signal is generated by 8255 in response to 8 toobe 8ignal as acknowledgement to i/p device. It also indicates to the 1/p device that the 8/p buffer 88 full & it is not ready to accept next byte from the "/p device. INTR (Interrupt Request): The 8255 sets the interrupt request when stan 8° gnal °8 1, IBF Signal °8 1 & ANTE :8 1 INTE 18 enable when STB=1 & IBF=1. Control word Format: Port A is mode 1 PG 60 PC4 EP/P 600 P3 Interspacing diagram for port A in mode-1: Dala PA AOA Pag EXTONOR RD IBF PAP INTR RESET PG-PC7


Scanned with CamScanner



Schematic Diagram:



Status word for i/p operation in Mode-1: Status word is used to represent the Jn. of post-C bits in mode-1.




Of operation in Mode-1:


When post-A & post-B are acting as o/p, 3 control signals are used.

DOBF (O/P Buffer Full):

This signal 18 used to indicate when the op device the op signal is not ready for toansmission. To signal to op device.


2) ACE (Acknowledge P/p): This is an active low signal & olp signal los of device. 3) INTR (Interrupt Request): It is enable when Ack = | & OBF = | & INTEX . INTE 18 enable when Act = 1 & OBF= . When interrupt Pin is enable, we can't write the data into the op device. Control Word Format for Port A as ofp in mode-1: DA D6 D5 P4 D3 D2 D1 Ky (60) PC & 8 1/ 60) 0/pg. Interfacing Diagram for post A as olp in Mode 1: External 8086 Resel FUR PG &PG





Programming in Moder (Bidirectional data toansfer by hand shaking): GROPG, PG, PG Schematic Diagram of post-A in Mode 2: Ptz Ptok Control word format (Op): >PG, PG, PG

24/2. Status word for mode 2:
57 56 55 54 53 52 51 56
108F ACE 18F STB INTR 16 16 16
pet pes pes peg pes pes pel pes
Interfacing 8255 to 8086 in 1/0 mapped:
\$ 1 Po-19
AI AO
AP PA A2 A1 8255
Pro-PG
AZ WE TO THE TO
Interfacing Table:
Register Address lines Address.
Post A 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Post B 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Post C 0 0 0 0 0 1 0 0 04H
Contapost Reg. 00000011006H




0006H	000000000000000000000000000000000000000	Contac) Register
0004H	Botc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Post o
CCC2 H	Post B 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Post E
H0000	Rot A 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Post A
Address	Register Ag Ag Ag Ag Ala Ala Ala Ala Ala Ala Ala Ag	Register
	Interfacing Table:	Toke

to Digital Converter Interjacing: ADC Interpains (0808): Pen Dragram: Vp2 28 1/24 3 25 6 ADDA 1/85 4 ADDE 24 1/06 5 ADDC 6 ALE 22 7 Ed-OD (MSB) 219 ADC 9 20 € 0808 10 CU 18 Vec O(SB) 0 12 Voet Voel-GND 13 15 01-14 0808 is a 28-pin IC. It has 8 analog ipis & 8 digital opis. To enable ADC 0808 always Address Latch Enable (ALE) & Output Enable (OE) should be high. 23,24,25 pins are used as address lines. These address lines are used to select one of the 1/p lene. Post-A 18 acting as Pp & post-B 18 acting as ofp.

1	t dd-	€88	L	ines	P	· ·	1.00	4	Espera de
		4)	B	C		BANK S	12000		MADE
		0	0	0	0				1 (17)
		0	0	1	1				19 18
		0	1	0	2				
		0	1	1	3				200
		1	0	0	4				
		1	0	1	5				
1		1	1	0	6				3000
		1	1	1	7				12/1/2
Inte	erfaci	T	080 9	with	8086		rough		
6-14	1	-	74	PPO	1	1		23	130
2-	3	11		Dr.	FOC		27-00		Clock 1/2
set	1	82	55	PCO	500	7	ADE	0808 C/p2	
OKD				PBO -	1 +5V	0	Œ	I CALL	Amalog 1/p
ntool	wo	rd fo	4	DC:		+	7月	1	
	D	+ 1	26	5 Q	03	D2	I,Pi,	A	NO.
		10	1	0 11	+10	0	pla	2]-	134


Scanned with CamScanner




Woute ALP Job interfacing ADC: MOV AL, 98H; Poitialize 8255 OUT CWR, AL; MOV ALO2H; Select i/p2 as analog input OUT Post BAL; MOV AL, OOH; Give Start of conversion to ADO OUT post CAL MOV ALOIH OUT post C,AL. Mov AL, OOH OUT port CAL wait: IN AL, OoH: check for ECC : ootaling carry left RCL JNC wait; IN AL, post A; if EOC, read disital equivalent in keyboard and Display interfacing: To give the information to microprocessor, the key should be pressed copen (00 close) OFF (00) ON


511	mple T	Keyk	ooard	no.	Radac	e:	And is	Swi	tch ki	
		hput						110	F2	
1	10	Post				-6	H	1	tu to	
	De De						9	10	16	
	1						-	1	, KB	
	Post 1	pin	18 l	ogi c	1, K	ey ic	8 Ope	n. 0t	heowi	se.
	teg 18		sed.							
I	Key	D=	D6		Dy code	Da	D ₂	Di	Do	I
	F ₁	1	1	1	1	1	1	1	0	
	K2	1	1	1	1	1	1	0	1	
	K3	1	1	1	1	1	0	1	1	
	kq		1	1	1	0	1	1	1	
	k5	1	1	1	0	1	1	1	1	
	46	1	1	0	1	1	1	1	1	
					1					
1	K8		1					1		
Ma	aboix	Keyba	pard	mt	estace	2.				
	In R	1	haul	-220	1 Pote	o ace	one	2 T/P	line	PS
In simple keyboard interface one i/p line is no required to interface one key and this no.										
in-										
The 18 not Suitable when it is necessary										
40	(b)	not	Sui	table	whe	b It	46			4
		Jace	lary	je ?	no. 9		HIE	MA		

	Column	Coleums	Column	Column
	3	***	1	0
	20	200	20	201
20103	~	Y	V	Y
0002	70	20	20	100
	Y	20	Yo	7
80001	Y	X	2	You.
20m 0			1	4
Keys a soo	nged in	four sou	os and for	ur Column.
When keys are	e open, so	w and	column de	onot have
any connection				
corresponding	3 2			
matsix keybo			*	
all the con				
required of	the key.	s are Ce	mnected is	ndividualy
Matoix keyboo				
) input por	t			4000
2) 0/p post		,		775
Rows are		d to the	re P/p por	st releved
as returned	d lines, au	nd colu	mn8 are	connected
to the op	Port Rej	erred as	8 can Ir	nes Whan
all keys ar	e open, 8	0w & c	olumns do	not have
any connect	tion. When	key is	pressed	Pt shoots
Corresponding	20W &	Column. I	1 -the 0/p	Ime of
thes column	98 low, i	t make	3 Correto	nding and
The state of the s				





seturn tres = 0010 Scan lines = 1000 63 62 61 60 3 2 1 0 Ley B 98 Pressed: 7 6 5 A 0 R2 F E D C O Ro LED Displays: In this circuit, port A and port-B are used as simple latched output posts. The reg. values are chosen in fig. 80 the Begment I' is 80 mg. This I' is required to produce an arg. of 10mA per syment as the displays are multiplexed. In this type of display Bystern, only one of the eight display position is ON at any given instant. Only one digit is beleated at a time by giveng low Bismal on the Corresponding Control line-Max. anode ausocut 13 560 mA (4-segments 18m)= S60mA) but the avg. anode I' is tornA




Interoupts.

Interrupt is defined as a breakpoint is normal sequence of execution.

Interrupt Service Routine:

when the CPU is executing a Poolson, an interrupt breaks the control Bequence of execution of instauctions & it directs its execution to some other program is called as Interrupt Service Routine. After executing ISR, the control is towns fewered bad again to the main Program which was been executed at the time of interruption. Parson can be interrupt by 3 ways. i) By external signal ii) By Spl. Ansto. in poogozum iii) By occurrence of some condition.



Stack pto. by 2: -> It clears rotessupt flag & toup flag

THE saves the return address by pushing the code Segment seg. on Stack & decs

The tounsfers the control to the Start of ISR. Address of ISR 28 taken from Interrupt Vector Table.

-> At the End of ISR, instr. IRET has to be executed.

-) It pops Bosto. pto. Joon Stack & incomment Stack pto. by '2'.

-) It paps the flag reg. from stack & mine ments Stack pto: by '2'.

-) It torensfers the control back to the progon on which was interorupted then TF & IF will be enable.

Interrupt Stoucture: Interrupts are 2 types. 5/w H/w NMI MI we can't ignose can be ignored INTR Genable 4: Dedicate of 5-31. Reserved 224 : Available Interrupts. The 256 interrupts are divided into 3 gaps. i) Type 0 - type 4 interrupts (dedicated int.'s). 2) Type 5-type 31 (Reserved int. 's) These int's are used in 8086 86286. 3) Type 32-255 (Available intis): Type O: Divide Error Interrupt. If the value of quotient is large & cannot lit in repective reg. 18 then 8086 doesnot Store it & it executes INTO Instruction INT type number Type 1: Single Step Instruction. This Post PS used for executing the page

en a single step mode For this TF is see Type 2 NMI: INT. 18 used for executing the ISR. Type 3 Breakpoint Interrupt: This ent. is used for providing breakpoints In the poog. INT 3. This type-4 mt. is used to check overflow

This type-u set. is used to Check overflow condition, after any signed withmetic operation. EX: 53 = [901] 0101 0101 0001 91 = 0101 1011 1001 0001 144 1001 0000 1 1110 0100 $-128 to 128 \rightarrow id$ it crosses the range INT 0.

Interrupt Vector Table: In 8086 System the 1st FB of rremony for 00000H to 003FFH is reserved for storing the Starting address of ISR. This block of memory 18 called Interrupt Vedor Table. 003FFH Type 255 Enterough 000 84H Type 31 interoupt 000 800 Type 5 reserved 000144 Type 4 aeylow Bot. Type 3 boent porter Type 2 NMI moteonet Type 1 Brigle Step. poorty Type o Rolesoup CS(2 bytes) (Address Come Derde caros Address of each int. is found by multiplying type of 80t. by 4. Ex. for type-11: 4×11=44 P002 CH OOOCOH.

DOS Interrupt: (Procedure)
This is used to call the Subprog. &

macros by using INT21H

To call any DOS for; 1st place the for no.

Por AH reg. & load the relevant &p parameters

Por specified reg.

Mov AH,01 - read the keyboard

Mov AH,02-display on CRT Screen

Mov AH, 03- read characters from communication post-1

Mov AH,04-write charing to comm. -1. Mov AH,09 - display a char. String.

Interrupt Proortees.

Interrupt type	Priority.
INTO, INT3, INT255	Highest
NMI	1(2nd)
Single Step Type 1	L000.

13. Communication Interface. To avoid the parallel Communication, for long distance, we are using Berial Communication. Advantages of Serial Comm.: of It is used to reduce the noise -> It is used for long dist. comm. -> " " to reduce the cable cost Serial Comm. PB done by 3 methods: P) Samplex ii) Half-duplex iii) Full duplex "Bemplex: The data transmission occurs only on 1 direction. dent des ii) Half-dup: The data toons. occurs in 2 way direction but not Smultaneous. Ex: Walky -talky. [der-1] der iii) Full-duplex. The data towns. Occurs in 2 way direction & Bionultaneously.

Ex: Telephone der 1 x der 2 Data trans. Joomats are 2 types. Data toomat P) Asynchronous i) Synchronous Asynchronous Data Format: EX: 34: 0011 0100. Asynch. data format with data bits Scanned with CamScanner

- Abyrch Joannals are character orderted.

 To this, the bits of the char are data wood

 are sent at a constant way.

 But char: & can come out at any rate

 as long as they donot overlap.
- Notes no chasis are being Bent, a line stays high at logic-1 18 called as mark.

 & logic-0 PB called as space. The beginning of the chas. PB Producated by a Start bot which PB always low.
 - This is used to synchronise the TXX RX.

 After the Start bit, the data bits are


 Sent, the stop bit indicates the end of

 Chas.
- -> Different Bystems use 1,1/2,2 stop bits.

 -> The combination of start bit, char. & stopbits 18 known as a frame.
- The data rate can be expressed as bits por sec is also called as baut rate's it is used for low speed 220 bits/sec.

Synchronous Data Format: Do D1 P2 P3 P4 P3 Data bits. The start & Stop bits can be eliminated For Synch. data format The Synch. Ps pourded by the Clk Bisnal. 8251 USART (Universal Synch. Asynch. Rx&Tx USART is used for 11tel to serial converter (During townsmission), behial to 11'el converter (during receiving) Features of 8251: Abynchronous: 5 to 8 bit Character format Band vate 19.2 kbits per sec. -> Automatic Break Detect & bandling. · Synchronous: 5 to 8 bit Char. Johnal Provides eros detection logic. Allows full duple

boarsmission.



at must be 730 times the Rx & Tx date

bit sates

5/CS: It is used to enable 8251.

6)(10: (control/Data):

It informs the 8251 operation & the word is data char. (8) control word 60 Status

enjo.

~			
45	RD	WR	operation.
5		1	OPO reads the data from
0		,	US-ART.
0	1	0	(PU writes' the data to
			USART.
1	. 0	(CPU reads the Status word
			from USART
1	1	0	CPU wortes the Command wo
		1000	to usart
1. 1	1	1	edle.
-			

Transmitter Signals:

1) TXD: (Townsmit Data):

The dp signal Bend a Berial Beream of data & Malling edge of TxBC.

2) TXRDY: (Transmitter Ready):

This of Bismal indicates the con that the

3) TXE (Tx Empty): This of Bromal rondicates that the To has no do tounsmit.

4) TXC: (Tx clock)

The clk roped control the rote at which the chart 18 to be toansmitted.

Rx Signals:

DRXD: (Rx Daba)

This ip receives a serial stream of data on the story edge of R.C.

2) RxRDY: (Rx Ready):

This of indicates that 8251 contains a char. is ready to be it to the CPU. 3) RC (Rx (1/2):


The clic 1/p controls the rate at which the char. Es to be received.


4)SYNDET/BRICDET: CSynch. Detector /Break Detector

This pin is used in Synchronous mode jos detection of Egrich. Char. & may be used as either i'p (00) ofp.

MODEM Control Signals: 1) DSR: (Data Set Ready):
This ip 8isnal is used to test MODEM Sa conditions Such as Data Set 2) DTR (Data Terminal Ready): This of signal is used to tell the MODEM that the data terminal PS ready.

3) RTS (Request To Send): This ofp signal PB applied to be so town 4) CTS Clear to Send: This pro enables the 8251 to transmit Serial data of toansmission empty bit in the command byte is set to 1.





Scanned with CamScanner

8251A Status Wood: In the data communication systems 14 18 often necessary to examine the "status" of the Tx & Rx. It is also necessary for (PU to know of any error has occurred during Communication. The 8251A allows the programmer to read above rientitud info. from the Status reg. any time during the Junctional operation. Jeg (i) Shows the format of Status register. Fig () Status register format. D5 D4 D3 D2 D1 D0 PE OF PE TXEMPTY RXRDY TXRDY. DOR SYNDET/ BREDET > Same definition Data Set Ready: as I/O pm8 Indicates that the Oversen Error: DSR is at Zesolevel. The OE flag 88 Set when Framing Errors: the CPU does not read CABync only). a chase before the next The FE flag 18 Set when a valid one becomes available. Stop bit 18 not adected at the It is reset by the ER end of every chan. It is reset bit of the command insto. by the ER bit of the command Postsuction. FE does not inhibit OE does not inhibit the operation of the 8251A. operation of the 8251A. However, the prevously oversun char. 18 lost

Parity Error:

The PE flag 88 Set when a parity error is detected. It is reset by the ER bit of the command instruction. PE does not inhibit operation of the 8251A.

Error Definitions:

Parity Error: At the time of tounsmission of data an even (8) odd parity bit is Roserted in the data stream. At the Rx end, if parity of the Char. does not match with the pre-define Parity, parity e-rors occurs.

Overoun Error: In the Rx Section received char is stored in the Rx buffer. The CPU is supposed to read this char. before reception of the next char. But if CPU fails in reading the char. loaded in the Rx buffer, is the next the received char. replaces the previous one and the OVERRUN. Forox occurs:

Framing Error: If valid Stop bit is not detected at the end each chas. framming errors occurs All these errors, when occur, set the corresponding bits in the Status reg. These errors bits are reset by setting ER bit in the command in

Interfacing 8251 A to 8086 in Ito Mapped 210 Mode: The below jig. Bhows the interfacing of. 8251A with 8086 in Ilo mapped Ilo technique. Here, TO & WR signals are activated when M/IO signal 13 low, Indicating Ilo bus cycle. only lower data bus (Do-D4) is used as . 8251A is 8-bit device. Reset out signal from UK generator PS connected to the reset signal of the 8251 A 100 Dy 8251A RC Interfacing of 8251A with 8086 Pn I/O mapped I/O

Interpacing 8251 A to 8086 in Memory Mapped In In this type of I/o interfacing, the 8086 uses 20 address lines to identify an Ilo device; an The device is connected as if it is a memory reg. The 8086 uses same control 89 snals & instoils to access Ilo as those of memory. The below fig. shows the Porterfacing of 8251A with 8086 Po memory mapped I/o technique. Here, RD and WR signals are activated when M/IO Signal is high, indicating memory bus cycle. Address I me A 18 used to select extres data reg. (00) control reg. The remaining address lines A2-A19 are used to decode the addresses Joh 8251A. Interfacing of 8251A with 8086 in man. mapped 40


013/2020

Micro Controller (pc) - (8051)

Micro Controller: HC consists all the features are found in up and it also has built in ROM, RAM i parallel IIO, Serial IIO, counters & clk ckt.


Differences blu MP & MC:

Differences Bus put a	× µc·
MP	MC
) MP contains ALU, CO	1) It consists of MP, memory
	al devices.
2) It has many instaudion	2) It has one bothur
to move data between	Postouctions to move the
2) It has many instructions to move data between memory & CPU.	data b/w memory & CPU.
3) It has one (00) two	3) It has many bit handling
bit handling instauctions.	instauctions.
4) Access time for memory	4) less access time for
i ip devices are more	memory & I/o devices.
It requires more	5) 1086 Size bardware &
Pardware & flexible design	decrease in PCB Bides &
toint of view.	increase reliability & less
	flexible in design point of
BANK THE SHEET STATES	New.
	Scanned with CamScanner



Post-0: Posto can be used as 10 pers. It acts as external orientory from the of buffers QUIP drivers. It consists ADO - ADT Post 1: It can be used as ito pins. Pool-2: It consists higher order address (A8-A) Post-3: It has spl. foils (RXD, TXD, INTO, IMI To, T, WR, RD) Oscillator pros: XTALZ, XTAL1. For generating Posternal CIK Bismal, the external oscillator es connected to these 2 Pins. ALE: It is used to Beparate address & data lenes. RST: Reset the 8051 upto 2 machine PSEN: It is used to enable the EPROM& ROM. FA: It is used to access the external mem. upto GUKB.

When 8051 in data made it access rosemosy from the external devices. When It is in programming mode, it is connecte to VPP(+5V). 8051 Internal Functional Block Diagram A Register: -) It is used to store the result of addition & subtraction. B register: It is used for multiplication & Livision. Stack pto: It is a temp. Storage device while performing push operation, stack pto is incremented by I While performing top operator Stack pto. 88 decremented by 15 while peofooming post of SPH operation, Black pto 13 7 gox ormented by 1' after of misery data after reset SP-1 SPG after preset Pt delets




forgoam Courter: It is used to hold the address of next insto to be fetched. Data Pto (DIPTR): It is a 16-bit address. It is divided 80 to DPH & DPL. & having different address. It is used to address internal a external Poogram memory. Program Status word: Da, Da, Ds, Dy, D3, B2, D1, D0 CY. AC FO RSI RSD OV X PF RS1 RS0 Function. Address Range O Select reg. bank 00-07H 1 Select seg. bank-1 0841-0FH Select seg. bank2 10H-17H 1 Select seg. bank 3 184- 174. PF: Even no. of one's Ceven parity)

Odd no. of one's (odd parity).

Wet: When the result sange is 1-128 to

To: User defined flag. It depends upon the User constor's. The Selection of regis depends upon the RS0 & RS1. Memory Organisation i) RAM _) 128 bytes 2) ROM -> 4k bytes. RAM is divided into, 3 types: 1) Working reg. (32) (00-174). 2) bit addressable (16) (20H to 2FH) 3) General prespose (80) (30H -> 7FH) 154 (8 reg.3 184 1-11 28 OFH H80 28 addressable location.



Special Function Registers (128 bytes).

(80-FFH)


Register Bit Address able Registers:
'A' represents which regis are acting as
bit address able regis.

In bit addressable regis each & every bit having separate location.


0	APPENDING TO THE PERSON	
Register # ACC	Name Acumulator	Address.
# ACC	Acumulator	0 = 0 + E d E E 2 E 3 E 3
AB	B register	. OFO.
* PSW	Poogsam Status	ODOH.
SP	Stack pointer	814 181081.181.2 1817
DPTROP	low byte	82H
DPH	high byte	83H
A Po	post 0	804
≠P ₁	Poot 1	90H
AP2	Poot 2	ОВОН
*IP	Interrupt private,	OB8H
AIE	Interrupt Enable	OA 8H.
TMOD.	Temer/Counter	894
ATCON	Times/Counter Contoo	88 H.

THO	counter O high byte	8 CH		
720	Low byte	8AH.		
THI	counter 1 high byte	8DH		
TLI	Low byte	8BH.		
SC	ON serval control 98+	1		
SE	BUF Berial data buffer 991	d your		
	ON Power control 87	H.		
1	it and output Posts:	· AW		
Post o: It acts as "/p & o/p. and it consists				
	eddress & data lines.	72		
control	stand	(T) 1		
Address do	la line	HEAT .		
Dead from	1 Pp buffer	4.0		
er CPU		1- g Vec		
BUS	Digontsol	191 20		
wate }	- CIE D LOSTE	92-15-		
	batch 1	100		
AGE T	N	Commence of the last		
	send pin Jeph	effer		

Scanned with CamScanner



Post-2: Poot-2 & acting as &p & op. It contains higher order address Imes. Contad Branal > P/P buffers read pin spayler Contro P/P CPU व व control Signal 0 OFF ON 0 Address Imes : ON High



Addressing Modes:
1) Immediate Adolose 85 mg mode
2) Direct 11 . 11
3) Register u "
4) Reg. sordisect " "
5) Indexed "1.
1) Immediate Addressing Mode:
mor destination, source
mor a, #59H
mov 50, #38H.
-) copy 59H in accumulator.
2) Droect A.M:
mov a SBUF mov a TMOD.
-) Copy data from SBUF to accumulator.
3) Registers Direct A.M;
mov a, To
mov ofia
-) Copy contents of so' to 'a'.
4) Register Indrect AM:
mov a, 8%
-> Copy the contents of internal RAM whose

address location is To to A'. move a, as,. scopy the constents of external RAM whose addreslocation 18 8, to A? 5) Indexed A.M: move a, @ (a+DPTR) more a, @ (a+pc). -xopy the contents of enternal (00) external memory whose address location is atDAR 60 atPC+to A. Poog. Counter Instauction Set of 8051: 1) Data toursfer rostouctions 2) Anithmetic Pristo s. 3) Byte level Posto 18. 4) Bit level Postois (Boolean Postois) 3) Program execution toansfer control instris 1) Data Transfer Instructions: mov a, #55H (Poternal, external, mov sotl, @Ro mov 8AH, FoH & Spl. Fr. Reg. That The data which is stored to the to address location will be copied to spl. for neg. ILo.

Peish: mov SP, #604. ESP is denoted at 60+13 mov R2, #55H { copy the data to R2} ESP 18 Procremented by 1,554 Enserted into Stack 3. POP 40H SSSH deleted and et moves to 40H address location? Exchange Instructions: XCH, destination, sousce XCH R3, R4. XCH 704, @ 50 { exchange data blu internal memory whose address location to and. address location . 70H3 Exchange Digit Instois: · XCHD destination, Source XCHD DO, 81. -> Lower nibbles will be exchanged, upper.

nibble will be same.

-) 70=3/2

Anthometra Operations: Addition: Add destination, source. Add a,b. Add a, #594. Add Tolol. Incomment operations: INC destination INC A fincoemented by 13. Addition with carry: ADDC destination, source. mov 81, #59H mov 82,# 32H. ADDC 81,02. Decimal Adjust after addition: DA destination mov 81, #59H mov 82,# 32H ADD 81,82. DA A Subtoaction: SUBB destination, Source mor a, #70H SUBB a, #594.

Decrement Instruction: DEC destination. mov R4,20H 20H-1 21FH 3. Multiplication Instruction: mov A,#094. mov B, #014 MUL AB. Division Instaction: mov A, #02H mov B, #014. DIV AB. Byte Level Instructions:

There are 2 types.

i) Logical Instris 2) Rotate & Swap.

Logical Instructions:

(1) AND Logical: And destination, Source

Ex: mov a, #20H mov Vo, #31H And avo.

0010 0000 00 10:00 00

(2) OR. ORL destination, sairce. mov a # 214 a=0010 0001 mov b, #024 6=0000 0010 0=0010 0011 ORL a,b. a= 234. (3) X RL destination, source mov a, # 20H mov 50, #314 XRL airo. (2) Clear Instauctions: CLR destination CLR A SA' will be set to zero? 3 complement Instals: CLP destination CLP A (4) No operation Instris: NOP destination MOD A. Rotate & Swap Instructions.) RL-Rotate Left; 2) RLC - Rotate Left with Carry; 3) RR-Rotate Right.

4) RRC- Rotate Right with Carry. Swap Instructions: Ewap destination. Bwap A tegher Louer mov a, #02H Cower & higher middles EX: 8 wap a a=20H. Bit Level Instructions:) AND Instris: ANL destroateon, Source. ANL C, b Eperforms 'and' operation blu specified bit & carry flag). ANL C.D Eperoforms and operation blio complement of specified bit & CF} 2) OR instruction: ORL C,b Epeglosms the OR's blue specified bit

ORL C, 5. Eblio Spe complement of Specified bit & CF3.

3) Clean Instruction:

CLR b Eclears the Specified bots
CLR C Eclears the CF3.

4) Complement Instruction:

CLP & & complement of Specified bit}
CLP C & 11 11 CFZ.

5) No operation:

NOP C

6) SET bit operation:

SETB b {set b to 1}

SETB c {set cF = 1}.

F) MOV:

Mov b, C

ECF copied to specified bit b3.

Prog. Execution Transfer Control Instols:

DJNZ (decrement & jump of not Zero.)

CJNE (compare & jump of not equal)

Interrupt enstr. RETI (Theturn from enternal)

(Conditional & un cond: Enstris as same as 808)

Unconditional Transfer instructions 1) Imp : Jump : Syntaz: JMP@A+DPTR open: This instruction will come Bost to fetch next instruction from on address, which is by addition accumulator and ppTR contents. 2) SIMP: Short Jump: syntax; simp destination it feetch next instruction from an address with in the songe of 128 to 127 3) ATMP: Absolute jump. Syntax: AJMP destination it fetch next instruction from an address in the some page 4) LIMP: Long Jump Syntax: LImp pestination it fetch next instruction from anywhere in the 64KB are of program memory

5) ACLL: Absolute (all

syntax: ACALL Destination

Ps used to transfer execution program to subtoutine specified by the dulindary Scanned with CamScanner

RET: Return BEINTER: RET

This instruction is used to seturn to main program from a Subroutine.

conditional transfer instructions:-

-> Jc -> Jump if corry

Syntax: Ic Quilated Epoli) & Je sul?

JNB:- Jump No bit Syntax: - JNB b, Sul

JNB b, Label 1

> JZ: Jump if accumulator is zero

syntax: Jz gel -> E.g:-Jz A

> JB: Jump if direct bit is set

syntax: JB bit, 9el (source)

- Jc: Jump it carry flag is set sylax; Jc sel

-> INC: Jump if carry flag is not set

Syntax: INC Sel

write del : is nothing but for condition we are checking condition for code Jul- Supresents (ode) al -> destination (assume)