## SRI INDU COLLEGE OF ENGINEERING AND TECHNOLOGY

## DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING



## LAB MANUAL

ON

## R20ECE21L2: DIGITAL LOGIC DESIGN LAB

II B. TECH I SEMESTER


## R20ECE21L2: DIGITAL LOGIC DESIGN LAB

## B.Tech. II Year I Sem.

LTPC
0021

## Note: Implement using digital ICs, all experiments to be carried out.

## List of Experiments -

1. Realization of Boolean Expressions using Gates
2. Design and realization logic gates using universal gates
3. Generation of clock using NAND / NOR gates
4. Design a 4 - bit Adder / Subtractor
5. Design and realization of a 4 - bit gray to Binary and Binary to Gray Converter
6. Design and realization of an 8 bit parallel load and serial out shift register using flip-flops.
7. Design and realization of a Synchronous and Asynchronous counter using flip-flops
8. Design and realization of Asynchronous counters using flip-flops
9. Design and realization of $8 \times 1$ MUX using $2 \times 1$ MUX
10. Design and realization of 4 bit comparator
11. Design and Realization of a sequence detector-a finite state machine

Major Equipments required for Laboratories:

1. 5 V Fixed Regulated Power Supply/ 0-5V or more Regulated Power Supply.
2. 20 MHz Oscilloscope with Dual Channel.
3. Bread board and components/ Trainer Kit.
4. Multimeter.

## EXPERIMENT NO: 1

## Realization of Boolean Expressions using Gates

Aim: Implementation of the given Boolean function using logic gates in both sop and pos forms.
Apparatus: Logic gates trainer kit, logic gates / ICs, patch cords.

## Circuit Diagram:

## SOP FORM:

SOP: - It is the sum of the Products form in which the terms are taken as 1. It is denoted in the K-Map expression by the Sign summation ( $\Sigma$ )


Fig:SOP Form
Truth Table:

| A | B | C | AB | AC | BC | X |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 0 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 |

## POS FORM:

POS: - It is the product of the sums form in which the terms are taken as 0 . It is denoted in the K-Map expression by the Sign pie $(\pi)$


Fig: POS form
Truth Table:

| A | B | C | A+B | B+C | C+A | X |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 1 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 | 0 | 1 | 0 |
| 1 | 0 | 1 | 1 | 1 | 1 | 1 |
| 1 | 1 | 0 | 1 | 1 | 1 | 1 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 |

Theory: Logic gates are electronic circuits which perform logical functions on one or more inputs to produce one output. There are seven logic gates. When all the input combinations of a logic gate are written in a series and their corresponding outputs written along them, then this input/ output combination is called Truth Table. Various gates and their working is explained here.

AND Gate

AND gate produces an output as 1 , when all its inputs are 1 ; otherwise the output is 0 . This gate can have minimum 2 inputs but output is always one. Its output is 0 when any input is 0 .


| 2 Input AND gate |  |  |
| :---: | :---: | :---: |
| A | B | A.B |
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

## IC 7408

## OR Gate

OR gate produces an output as 1 , when any or all its inputs are 1 ; otherwise the output is 0 . This gate can have minimum 2 inputs but output is always one. Its output is 0 when all input are 0 .


| 2 Input OR gate |  |  |
| :---: | :---: | :---: |
| A | B | A+B |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |

IC 7432

## NOT Gate

NOT gate produces the complement of its input. This gate is also called an INVERTER. It always has one input and one output. Its output is 0 when input is 1 and output is 1 when input is 0 .


| NOT gate |  |
| :---: | :---: |
| A | $\overline{\mathrm{A}}$ |
| 0 | 1 |
| 1 | 0 |

IC 7404
NAND Gate

NAND gate is actually a series of AND gate with NOT gate. If we connect the output of an AND gate to the input of a NOT gate, this combination will work as NOT-AND or NAND gate. Its output is 1 when any or all inputs are 0 , otherwise output is 1 .


| 2 Input NAND gate |  |  |
| :---: | :---: | :---: |
| A | B | $\overline{\text { A.B }}$ |
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

IC 7400

## NOR Gate

NOR gate is actually a series of OR gate with NOT gate. If we connect the output of an OR gate to the input of a NOT gate, this combination will work as NOT-OR or NOR gate. Its output is 0 when any or all inputs are 1 , otherwise output is 1 .


| 2 Input NOR gate |  |  |
| :---: | :---: | :---: |
| A | B | $\overline{\mathrm{A}+\mathrm{B}}$ |
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 0 |

IC 7402

## Exclusive OR (X-OR) Gate

X-OR gate produces an output as 1 , when number of 1's at its inputs is odd, otherwise output is 0 . It has two inputs and one output.


| 2 Input EXOR gate |  |  |
| :---: | :---: | :---: |
| A | B | $\mathrm{A} \oplus \mathrm{B}$ |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

IC 7486
Exclusive NOR (X-NOR) Gate

X-NOR gate produces an output as 1 , when number of 1 's at its inputs is not odd, otherwise output is 0 . It has two inputs and one output.


| 2 Input EXNOR gate |  |  |
| :---: | :---: | :---: |
| A | B | $\overline{\mathrm{A} \oplus \mathrm{B}}$ |
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

## Procedure:

1. Connect the trainer kit to ac power supply.
2. Connect the inputs of any one logic gate to the logic sources and its output to the logic indicator.
3. Apply various input combinations and observe output for each one.
4. Verify the truth table for each input/ output combination.
5. Repeat the process for all other logic gates.
6. Switch off the ac power supply.

## RESULT:

## Experiment No: 2

## Design and realization of logic gates using universal gates

Aim:-To study the realization of basic gates using universal gates. Understanding how to construct any combinational logic function using NAND or NOR gates only.

## Requirements:

IC 7402(NOR), IC 7400(NAND), 7404(NOT), 7408(AND), 7432(OR), KL 33002, power
supply, connecting wires and Breadboard etc.

## Theory:

AND, OR, NOT are called basic gates as their logical operation cannot be simplified further.
NAND and NOR are called universal gates as using only NAND or only NOR, any logic function can be implemented. Using NAND and NOR gates and De Morgan's Theorems different basic gates \& EX-OR gates are realized.

De Morgan`s Law:
In formal logic, De Morgan's laws are rules relating the logical operators
"AND" and "OR" in terms of each other via negation. With two operands
$A$ and $B$ :

1. $\mathrm{A} \cdot \mathrm{B}=\mathrm{A}+\mathrm{B}$
2. $\mathrm{A}+\mathrm{B}=\mathrm{A}$. B

The NAND gate is equivalent to an OR gate with the bubble at its inputs which are as shown.

The NOR gate is equivalent to an AND gate with the bubble at its inputs which are as shown.


## IMPLEMENTING INVERTER USING NAND GATE :

The figure shows two ways in which a NAND gate can be used as an inverter (NOT gate).

1. All NAND input pins connect to the input signal A gives an output A'.
2. One NAND input pin is connected to the input signal A while all other input pins are connected to logic 1. The output will be A'.

An AND gate can be replaced by NAND gates as shown in the figure (The AND is replaced by a NAND gate with its output complemented bya NAND gate inverter).


## IMPLEMENTING OR USING NAND GATE :

An OR gate can be replaced by NAND gates as shown in the figure (The OR gate is replaced by a NAND gate with all its inputs complemented by NAND gate inverters).


## IMPLEMENTING INVERTER USING NOR GATE:

- The figure shows two ways in which a NOR gate can be used as an inverter (NOT gate).
- All NOR input pins connect to the input signal A gives an output A'.
- One NOR input pin is connected to the input signal A while all other input pins are connected to logic 0 . The output will be $A^{\prime}$.



## IMPLEMENTING OR USING NOR GATE:

- An OR gate can be replaced by NOR gates as shown in the figure (The OR is replaced by a NOR gate with its output complemented by a NOR gate inverter)



## IMPLEMENTING AND USING NOR GATE:

- An AND gate can be replaced by NOR gates as shown in the figure (The AND gate is replaced by a NOR gate with all its inputs complemented by NOR gate inverters)



## Procedure:

1. Connect the trainer kit to ac power supply.
2. Connect the NAND gates/NOR gates for any of the logic functions to be realized.
3. Connect the inputs of first stage to logic sources and output of the last gate to logic indicator.
4. Apply various input combinations and observe output for each one.
5. Verify the truth table for each input/ output combination.
6. Repeat the process for all logic functions.
7. Switch off the ac power supply.

## RESULT:

## EXPERIMENT - 3

## DESIGN 450KHZ CLOCK USING NAND/NOR GATES

AIM: To design 450KHZ clock using nand/nor gates.
APPARATUS : clock generator trainer kit, NAND \& NOR IC's, Patch cords

## THEORY:

Pulse generator using NAND gate

## Pulse generator using NAND gate:

This simple pulse generator using NAND gate is very useful and can be used as clock generator for other circuits. The circuit's main element is a 2 input (Schmitt Trigger) NAND gate connected as NOT gate.

Analyzing the circuit diagram and remembering the truth table for a NAND gate, we know that when the two inputs are logic "1", the output will be at logic " 0 " and when the two inputs are at " 0 ", the output will be a logical " 1 ". Exactly the same behavior that would have a NOT gate.

How the pulse generator using NAND gate works?
The NAND gate has at its output a square wave whose frequency depends on the values of capacitorC1 and the series combination of the potentiometer P and resistor R1.


When the output of NAND gate is High (logical 1), the capacitor C1 (which has no charge) sends a logical zero (0) at the inputs of the NAND gate. The capacitor begins to charge through the resistorand potentiometer assembly.
Once the capacitor is charged, both inputs of the gate are high (logical 1), causing its output to go low (logic zero). With the low output, capacitor discharge begins through the same set
of resistorand potentiometer in series, returning to its original state. The process is repeated continously. You can use a 3.0 V to 15 V power suppy.

## SQUARE WAVE GENERATOR USING NAND GATE:

Square waves are extensively used in many digital circuits. Many combinational logic circuits require this wave to operate. Here are few methods you can generate simple square wave using NAND, Inverter and Schmitt Trigger gates. These kind of square wave generator fit perfectly for simple oscillator applications with minimum effort required to build.

## CIRCUIT DIAGRAM:



## Procedure :

1.Connect the circuit as per the circuit diagram .
2.Apply the different values of resistors and capacitors and the observe the frequency .
3.Repeat the process for different combinations of resistors and capacitors.
4. Compare the theoretical and practical values of frequencies.

## Result:

## Experiment No: 4

## Design a 4 - bit Adder / Subtractor

## Aim: To design a 4 - bit Adder / Subtractor

Apparatus: Adder/subtractor logic trainer kit, patch cords

## Theory:

In Digital Circuits, A Binary Adder-Subtractor is one which is capable of both addition and subtraction of binary numbers in one circuit itself. The operation being performed depends upon the binary value the control signal holds. It is one of the components of the ALU (Arithmetic Logic Unit).This Circuit Requires prerequisite knowledge of Exor Gate, Binary Addition and Subtraction, Full Adder.

## Circuit diagram:



When $\mathrm{M}=0$ addition is performed, when $\mathrm{M}=1$ subtraction is performed

## Truth table:

## ADDITION:

| Inputs |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| $\mathrm{A}_{4}$ | $\mathrm{~A}_{3}$ | $\mathrm{~A}_{2}$ | $\mathrm{~A}_{1}$ | $\mathrm{~B}_{4}$ | $\mathrm{~B}_{3}$ | $\mathrm{~B}_{2}$ | $\mathrm{~B}_{1}$ | $\mathrm{C}_{0}$ | $\mathrm{~S}_{4}$ | $\mathrm{~S}_{3}$ | $\mathrm{~S}_{2}$ | $\mathrm{~S}_{1}$ |  |
| 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 |  |
| 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |  |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 |  |
| 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 1 |  |

## SUBTRACTION:

| Inputs |  |  |  |  |  |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{A}_{4}$ | $\mathrm{~A}_{3}$ | $\mathrm{~A}_{2}$ | $\mathrm{~A}_{1}$ | $\mathrm{~B}_{4}$ | $\mathrm{~B}_{3}$ | $\mathrm{~B}_{2}$ | $\mathrm{~B}_{1}$ | $\mathrm{~B}_{0}$ | $\mathrm{~S}_{4}$ | $\mathrm{~S}_{3}$ | $\mathrm{~S}_{2}$ | $\mathrm{~S}_{1}$ |
| 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 1 |

## Procedure:

1. Connect the circuit as per circuit diagram.
2. Connect the inputs to the switches and outputs to the logic indicators.
3. Apply the different combinations of inputs and observe the outputs.
4. Apply $\mathrm{M}=0$ for addition operation and $\mathrm{M}=1$ for subtraction operation.
5. Note down the values of $\mathrm{c}_{\text {out }}$ and sum in addition operation and difference and borrow in subtraction operation.

## Result:

## Experiment No: 5

Design and realization a 4 - bit gray to Binary and Binary to Gray Converter

Aim: To Design and realization a 4 - bit gray to Binary and Binary to Gray Converter
Apparatus: binary to gray logic trainer kit, Patch cords
Theory:

## Binary to Gray Code Converter

The logical circuit which converts binary code to equivalent gray code is known as binary to gray code converter. The gray code is a non weighted code. The successive gray code differs in one bit position only that means it is a unit distance code. It is also referred as cyclic code. It is not suitable for arithmetic operations. It is the most popular of the unit distance codes. It is also a reflective code. An n-bit Gray code can be obtained by reflecting an $n-1$ bit code about an axis after $2^{\mathrm{n}-1}$ rows, and putting the MSB of 0 above the axis and the MSB of 1 below the axis. Reflection of Gray codes is shown below.

The 4 bits binary to gray code conversion table is given below

| INPUTS |  |  |  | OUTPUTS |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| BINARY CODE |  |  | GRAY CODE |  |  |  |  |
| A | B | C | D | G1 | G2 | G3 | G4 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |
| 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 |
| 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 |
| 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 |
| 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 |
| 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 |
| 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 |
| 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 |



Grey to Binary conversion:

| INPUTS |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| BINARY CODE |  |  | GRAPUTS CODE |  |  |  |  |
| A | B | C | D | G1 | G2 | G3 | G4 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |
| 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 |
| 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 |
| 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 |
| 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 |
| 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 |
| 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 |
| 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 |



## Procedure:

1. Connect the circuit as per the circuit diagram.
2. Connect the inputs to the switch and outputs to the logic indicators.
3. Apply the different combinations of inputs and observe the outputs.

## Result:

## Experiment No: 6

## 8-bit parallel load and serial out shift register using flip-flops.

Aim: To Design and realize an 8-bit parallel load and serial out shift register using flipflops.

## Apparatus: PISO trainer kit, patch cords

## Theory:

Parallel-in/ serial-out shift registers do everything that the previous serial-in/ serial-out shift registers do plus input data to all stages simultaneously. The parallel-in/ serial-out shift register stores data, shifts it on a clock by clock basis, and delays it by the number of stages times the clock period. In addition, parallel-in/ serial-out really means that we can load data in parallel into all stages before any shifting ever begins. This is a way to convert data from a parallel format to a serial format. By parallel format we mean that the data bits are present simultaneously on individual wires, one for each data bit as shown below. By serial format we mean that the data bits are presented sequentially in time on a single wire or circuit as in the case of the "data out" on the block diagram below.


Parallel-in, serial-out shif register with 4-stages

A 4-bit parallel in/serial out shift register.


[^0]

Timing Diagram:


Procedure:

1. Connect the circuit as per circuit diagram.
2. Connect the CLK to CLK I/P as shown above.
3. Connect D0,D1,D2,D3 and Shift/Load to input switches.
4. If shift/load $=0$ inputs are loaded into flipflops and shift/load $=1$ shift operation is performed.
5. Observe the serial output at the last flipflop.

## Result:

## Experiment No: 7

 Synchronous and Asynchronous counter using flip-flops
## Aim:

To Design and realization a Synchronous and Asynchronous counters using flip-flops

## Apparatus:

counters trainer kit, patch cords

## Theory:

Since we know that binary count sequences follow a pattern of octave (factor of 2) frequency division, and that J-K flip-flop multivibrators set up for the "toggle" mode are capable of performing this type of frequency division, we can envision a circuit made up of several J-K flip-flops, cascaded to produce four bits of output. The main problem facing us is to determine how to connect these flip-flops together so that they toggle at the right times to produce the proper binary sequence.

The Synchronous Counter, the external clock signal is connected to the clock input of EVERY individual flip-flop within the counter so that all of the flip-flops are clocked together simultaneously (in parallel) at the same time giving a fixed time relationship. In other words, changes in the output occur in "synchronisation" with the clock signal.

## Asynchronous up counter:



Asynchronous up counter

## Asynchronous Down counter:



Synchronous up counter:


## Synchronous Down counter:




$$
\begin{aligned}
& \overline{\mathrm{Q}}_{0} \\
& \hline 1
\end{aligned} \mathbf{1} 5 \cdot 1
$$

## Truth table:

## Up Counter:

| Clock <br> Pulse | Decimal <br> No. | $\mathrm{Q}_{3}$ | $\mathrm{Q}_{2}$ | $\mathrm{Q}_{1}$ | $\mathrm{Q}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $1^{\text {st }}$ | 0 | 0 | 0 | 0 | 0 |
| $2^{\text {nd }}$ | 1 | 0 | 0 | 0 | 1 |
| $3^{\text {rd }}$ | 2 | 0 | 0 | 1 | 0 |
| $4^{\text {th }}$ | 3 | 0 | 0 | 1 | 1 |
| $5^{\text {th }}$ | 4 | 0 | 1 | 0 | 0 |
| $6^{\text {th }}$ | 5 | 0 | 1 | 0 | 1 |
| $7^{\text {th }}$ | 6 | 0 | 1 | 1 | 0 |
| $8^{\text {th }}$ | 7 | 0 | 1 | 1 | 1 |
| $9^{\text {th }}$ | 8 | 1 | 0 | 0 | 0 |
| $10^{\text {th }}$ | 9 | 1 | 0 | 0 | 1 |
| $11^{\text {th }}$ | 10 | 1 | 0 | 1 | 0 |
| $12^{\text {th }}$ | 11 | 1 | 0 | 1 | 1 |
| $13^{\text {th }}$ | 12 | 1 | 1 | 0 | 0 |


| $14^{\text {th }}$ | 13 | 1 | 1 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $15^{\text {th }}$ | 14 | 1 | 1 | 1 | 0 |
| $16^{\text {th }}$ | 15 | 1 | 1 | 1 | 1 |

## Down counter:

| Clock <br> Pulse | Decimal <br> No. | $\mathbf{Q}_{3}$ | $\mathbf{Q}_{2}$ | $\mathbf{Q}_{1}$ | $\mathbf{Q}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $1^{\text {st }}$ | 15 | 1 | 1 | 1 | 1 |
| $2^{\text {nd }}$ | 14 | 1 | 1 | 1 | 0 |
| $3^{\text {rd }}$ | 13 | 1 | 1 | 0 | 1 |
| $4^{\text {th }}$ | 12 | 1 | 1 | 0 | 0 |
| $5^{\text {th }}$ | 11 | 1 | 0 | 1 | 1 |
| $6^{\text {th }}$ | 10 | 1 | 0 | 1 | 0 |
| $7^{\text {th }}$ | 9 | 1 | 0 | 0 | 1 |
| $8^{\text {th }}$ | 8 | 1 | 0 | 0 | 0 |
| $9^{\text {th }}$ | 7 | 0 | 1 | 1 | 1 |
| $10^{\text {th }}$ | 6 | 0 | 1 | 1 | 0 |
| $11^{\text {th }}$ | 5 | 0 | 1 | 0 | 1 |
| $12^{\text {th }}$ | 4 | 0 | 1 | 0 | 0 |
| $13^{\text {th }}$ | 3 | 0 | 0 | 1 | 1 |
| $14^{\text {th }}$ | 2 | 0 | 0 | 1 | 0 |
| $15^{\text {th }}$ | 1 | 0 | 0 | 0 | 1 |
| $16^{\text {th }}$ | 0 | 0 | 0 | 0 | 0 |

## Procedure:

1. Connect the circuit as per circuit diagram.
2. Connect the CLK to CLK I/P as shown above.
3. Verify the truth table as given above.

## Result:

## Experiment No: 8

## Asynchronous counters using flip-flops

## Aim:

To Design and realize Asynchronous counters using flip-flops

## Apparatus:

Asynchronous counters trainer kit, Patch cords

## Theory:

Asynchronous counters are slower than synchronous counters. However, asynchronous counters are used simply because they require less hardware and are cheaper to implement. The hardest step in designing asynchronous counters is identifying which flipflops can be clocked from the outputs of other flip-flops.

Circuit Diagram:
Asynchronous up counter:


Asynchronous down counter:


Truth table:

## Up Counter:

| Clock <br> Pulse | Decimal <br> No. | $\mathbf{Q}_{3}$ | $\mathbf{Q}_{2}$ | $\mathbf{Q}_{1}$ | $\mathbf{Q}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $1^{\text {st }}$ | 0 | 0 | 0 | 0 | 0 |
| $2^{\text {nd }}$ | 1 | 0 | 0 | 0 | 1 |
| $3^{\text {rd }}$ | 2 | 0 | 0 | 1 | 0 |
| $4^{\text {th }}$ | 3 | 0 | 0 | 1 | 1 |
| $5^{\text {th }}$ | 4 | 0 | 1 | 0 | 0 |
| $6^{\text {th }}$ | 5 | 0 | 1 | 0 | 1 |
| $7^{\text {th }}$ | 6 | 0 | 1 | 1 | 0 |
| $8^{\text {th }}$ | 7 | 0 | 1 | 1 | 1 |
| $9^{\text {th }}$ | 8 | 1 | 0 | 0 | 0 |
| $10^{\text {th }}$ | 9 | 1 | 0 | 0 | 1 |
| $11^{\text {th }}$ | 10 | 1 | 0 | 1 | 0 |
| $12^{\text {th }}$ | 11 | 1 | 0 | 1 | 1 |
| $13^{\text {th }}$ | 12 | 1 | 1 | 0 | 0 |
| $14^{\text {th }}$ | 13 | 1 | 1 | 0 | 1 |
| $15^{\text {th }}$ | 14 | 1 | 1 | 1 | 0 |
| $16^{\text {th }}$ | 15 | 1 | 1 | 1 | 1 |

## Down counter:

| Clock <br> Pulse | Decimal <br> No. | $\mathbf{Q}_{3}$ | $\mathbf{Q}_{2}$ | $\mathbf{Q}_{1}$ | $\mathbf{Q}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $1^{\text {st }}$ | 15 | 1 | 1 | 1 | 1 |
| $2^{\text {nd }}$ | 14 | 1 | 1 | 1 | 0 |
| $3^{\text {rd }}$ | 13 | 1 | 1 | 0 | 1 |
| $4^{\text {th }}$ | 12 | 1 | 1 | 0 | 0 |
| $5^{\text {th }}$ | 11 | 1 | 0 | 1 | 1 |
| $6^{\text {th }}$ | 10 | 1 | 0 | 1 | 0 |
| $7^{\text {th }}$ | 9 | 1 | 0 | 0 | 1 |
| $8^{\text {th }}$ | 8 | 1 | 0 | 0 | 0 |
| $9^{\text {th }}$ | 7 | 0 | 1 | 1 | 1 |
| $10^{\text {th }}$ | 6 | 0 | 1 | 1 | 0 |
| $11^{\text {th }}$ | 5 | 0 | 1 | 0 | 1 |
| $12^{\text {th }}$ | 4 | 0 | 1 | 0 | 0 |
| $13^{\text {th }}$ | 3 | 0 | 0 | 1 | 1 |


| $14^{\text {th }}$ | 2 | 0 | 0 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $15^{\text {th }}$ | 1 | 0 | 0 | 0 | 1 |
| $16^{\text {th }}$ | 0 | 0 | 0 | 0 | 0 |

## Procedure:

1. Connect the circuit as per circuit diagram.
2. Connect the CLK to CLK I/P as shown above.
3. Verify the truth table as given above.

## Result:

## Experiment No: 9

## 8x1 Multiplexer using 2x1 Multiplexer

Aim:
To Design and realization $8 \times 1$ using $2 \times 1$ mux

## Apparatus:

Trainer kit, Patch cords

## Theory:

This is an 8 X 1 MUX with inputs d0,d1,d2,d3,d4,d5,d6,d7, Y as output and $\mathrm{S} 2, \mathrm{~S} 1$, S 0 as selection lines. The output will depend upon the combination of $\mathrm{S} 2, \mathrm{~S} 1 \& \mathrm{~S} 0$ as shown in the truth table.

## Circuit Diagram:



## Truth table:

| Select Data Inputs |  |  |  |
| :---: | :---: | :---: | :---: |
| $\mathbf{S}_{2}$ | $\mathbf{S}_{1}$ | $\mathbf{S}_{0}$ | $\mathbf{Y}$ |
| 0 | 0 | 0 | $\mathbf{D}_{0}$ |
| 0 | 0 | 1 | $\mathbf{D}_{1}$ |
| 0 | 1 | 0 | $\mathbf{D}_{2}$ |
| 0 | 1 | 1 | $\mathbf{D}_{3}$ |
| 1 | 0 | 0 | $\mathbf{D}_{4}$ |
| 1 | 0 | 1 | $\mathbf{D}_{5}$ |
| 1 | 1 | 0 | $\mathbf{D}_{6}$ |
| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{D}_{7}$ |

## Procedure:

1. Connect the circuit as per circuit diagram.
2. Connect D0 to D7 to the input switches.
3. Connect selection line inputs to the input switches.
4. Connect the output terminal Y to the output indicator (LED).
5. Verify the truth table given above.

## Result:

## Experiment No: 10

## Design and realization 4-bit comparator

Aim: To verify the truth table of 4-bitComparator.

## Apparatus: MTS-COMPARATOR

## PATCH CORDS

## Theory:

A magnitude digital Comparator is a combinational circuit that compares two digital or binary numbers in order to find out whether one binary number is equal, less than or greater than the other binary number. We logically design a circuit for which we will have two inputs one for A and other for B and have three output terminals, one for $\mathrm{A}>\mathrm{B}$ condition, one for $\mathrm{A}=\mathrm{B}$ condition and one for $\mathrm{A}<\mathrm{B}$ condition.

A comparator used to compare two bits is called a single bit comparator. It consists of two inputs each for two single bit numbers and three outputs to generate less than, equal to and greater than between two binary numbers.

A comparator used to compare two binary numbers each of two bits is called a 2-bit Magnitude comparator. It consists of four inputs and three outputs to generate less than, equal to and greater than between two binary numbers.

A comparator used to compare two binary numbers each of four bits is called a 4-bit magnitude comparator. It consists of eight inputs each for two four bit numbers and three outputs to generate less than, equal to and greater than between two binary numbers.

## Pin diagram:



Observe the Truth Table. Truth Table:

| COMPARING <br> INPUTS |  |  |  | CASCADING INPUTS |  |  | OUTPUTS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A3,B3 | A2,B2 | A1,B1 | A0,B0 | A>B | A<B | A=B | A>B | A<B | $\mathrm{A}=\mathrm{B}$ |
| A3>B3 | X | X | X | X | X | X | H | L | L |


| $\mathrm{A} 3<\mathrm{B} 3$ | X | X | X | X | X | X | L | H | L |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{A} 3=\mathrm{B} 3$ | $\mathrm{~A} 2>\mathrm{B} 2$ | X | X | X | X | X | H | L | L |
| $\mathrm{A} 3=\mathrm{B} 3$ | $\mathrm{~A} 2<\mathrm{B} 2$ | X | X | X | X | X | L | H | L |
| $\mathrm{A} 3=\mathrm{B} 3$ | $\mathrm{~A} 2=\mathrm{B} 2$ | $\mathrm{~A} 1>\mathrm{B} 1$ | X | X | X | X | H | L | L |
| $\mathrm{A} 3=\mathrm{B} 3$ | $\mathrm{~A} 2=\mathrm{B} 2$ | $\mathrm{~A} 1<\mathrm{B} 1$ | X | X | X | X | L | H | L |
| $\mathrm{A} 3=\mathrm{B} 3$ | $\mathrm{~A} 2=\mathrm{B} 2$ | $\mathrm{~A} 1=\mathrm{B} 1$ | $\mathrm{~A} 0>\mathrm{B} 0$ | X | X | X | H | L | L |
| $\mathrm{A} 3=\mathrm{B} 3$ | $\mathrm{~A} 2=\mathrm{B} 2$ | $\mathrm{~A} 1=\mathrm{B} 1$ | $\mathrm{~A} 0<\mathrm{B} 0$ | X | X | X | L | H | L |
| $\mathrm{A} 3=\mathrm{B} 3$ | $\mathrm{~A} 2=\mathrm{B} 2$ | $\mathrm{~A} 1=\mathrm{B} 1$ | $\mathrm{~A} 0=\mathrm{B} 0$ | H | L | L | H | L | L |
| $\mathrm{A} 3=\mathrm{B} 3$ | $\mathrm{~A} 2=\mathrm{B} 2$ | $\mathrm{~A} 1=\mathrm{B} 1$ | $\mathrm{~A} 0=\mathrm{B} 0$ | L | H | L | L | H | L |
| $\mathrm{A} 3=\mathrm{B} 3$ | $\mathrm{~A} 2=\mathrm{B} 2$ | $\mathrm{~A} 1=\mathrm{B} 1$ | $\mathrm{~A} 0=\mathrm{B} 0$ | L | L | H | L | L | H |
| $\mathrm{A} 3=\mathrm{B} 3$ | $\mathrm{~A} 2=\mathrm{B} 2$ | $\mathrm{~A} 1=\mathrm{B} 1$ | $\mathrm{~A} 0=\mathrm{B} 0$ | X | X | H | L | L | H |
| $\mathrm{A} 3=\mathrm{B} 3$ | $\mathrm{~A} 2=\mathrm{B} 2$ | $\mathrm{~A} 1=\mathrm{B} 1$ | $\mathrm{~A} 0=\mathrm{B} 0$ | H | H | L | L | L | L |
| $\mathrm{A} 3=\mathrm{B} 3$ | $\mathrm{~A} 2=\mathrm{B} 2$ | $\mathrm{~A} 1=\mathrm{B} 1$ | $\mathrm{~A} 0=\mathrm{B} 0$ | L | L | L | H | H | L |

## Procedure:

1. Connect the trainer kit to ac power supply.
2. Connect Inputs (A0, A1, A2, A3, B0, B1, B2, B3) to Input Switches
3. Connect Cascade Inputs $(\mathrm{A}<\mathrm{B}, \mathrm{A}>\mathrm{B}, \mathrm{A}=\mathrm{B})$ to Input Switches
4. Connect Outputs $(\mathrm{A}<\mathrm{B}, \mathrm{A}>\mathrm{B}, \mathrm{A}=\mathrm{B})$ to OutputSwitches.
5. Connect the inputs of first stage to logic sources and output of the last gate to logic indicator.
6. Apply various input combinations and observe output for each one.
7. Verify the truth table for each input/ output combination.
8. Repeat the process for all logic functions.
9. Switch off the ac power supply.

## Result:

## Experiment No: 11

## Design and Realization of a sequence detector-a finite state machine

Aim: To design and realize sequence detector-a finite state machine.
Apparatus: logic gates / ICs

## PATCH CORDS

## Theory:

A sequence detector is a sequential state machine which takes an input string of bits and generates an output 1 whenever the target sequence has been detected. In a Mealy machine, output depends on the present state and the external input (x). Hence in the diagram, the output is written outside the states, along with inputs. Sequence detector is of two types:

## Overlapping

## Non-Overlapping

In an overlapping sequence detector the last bit of one sequence becomes the first bit of next sequence.
However, in non-overlapping sequence detector the last bit of one sequence does not become the first bit of next sequence. In this post, we'll discuss the design procedure for non-overlapping 101 Mealy sequence detector.

## Procedure:

Step 1: Develop the state diagram -
The state diagram of a Mealy machine for a 101 sequence detector is:


Step 2: Code Assignment -
Rule 1 : States having the same next states for a given input condition should have adjacent assignments.
Rule 2: States that are the next states to a single state must be given adjacent assignments. Rule 1 given preference over Rule 2


Step 3:Make PresentState/NextStatetable - We'Iluse D-FlipFlops for design purpose.

| Present States |  | 1/P | Next States |  | Flip Flop Excitations |  | o/p |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| X | Y |  | X' | $Y^{\prime}$ | Dx | Dy |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 |
| 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 |
| 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 |
| 1 | 1 | 0 | X | X | X | X | X |
| 1 | 1 | 1 | X | X | X | X | X |

Step 4: Draw K-maps for Dx, Dy and output (Z)

$D y=x .1$

Step 5: Finally implement the circuit


Result: Verified the sequence detector of sequence 101 theoretically and practically.

## Experiment No: 12

Design and realization of a 4-bit pseudo random sequence generator using logic gates.
Aim: To Design and realization of a 4-bit pseudo random sequence generator using logic gates.
Apparatus: logic trainer kit, patch cords
Circuit diagram:

## Pin Configuration



## Circuit diagram:



## Truth Table:

| $\mathbf{D}$ | $\mathbf{Q}_{\mathbf{A}}$ | $\mathbf{Q}_{\mathbf{B}}$ | $\mathbf{Q}_{\mathbf{c}}$ | $\mathbf{Q}_{\mathbf{b}}$ |
| :--- | :--- | :--- | :--- | :--- |
| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ |
| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ |
| $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ |
| $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ |

## Procedure:

1. Connect the circuit as per the circuit diagram.
2. Connect the XNOR gate output to the D input and inputs to XNOR gate are from third and fourth flip flop.
3. Connect outputs of all the flip flops to LED's.
4. Connect the clock and clear inputs as shown in diagram.
5. Observe the output on the LED's.

## Result:

## Experiment No: 13

## Verification of truth tables and excitation tables

Aim: Verification of State Tables of Rs, J-k, T and D Flip-Flops using NAND \& NOR Gates

APPARATUS REQUTRED:IC' 57400,7402 Digital Trainer \& Cornecting leads.

## BRIEF THEORY:

sif FLIP-FLOP: There are two inputs to the flip-flop defined as $R$ and $S$. When $I P s R=0$ and $S=0$ then 0 P remains unchanged. When $I P s=0$ and $S=1$ the flip-flop is switches to the stable state where $O P$ is 1 i.e. SET. The IP condition is $R=1$ and $S=0$ the flip-flop is switched to the stable state where $O P$ is 0 i.e. RESET. The IP condition is $\mathrm{R}=1$ and $\mathrm{S}=1$ the flip-flop is switched to the stable state where OP is forbidden.

- JK FLIP-FLOP: For purpose of counting, the JK flip-flop is the ideal elemenit to use. The variable J and K are called control IPs because they determine what the flip- flop does when a positive edge amrives. When J and K are both 0 s, both AND gates are disabled and Q retains its last value.
- D FLIP -FLOP. This kind of flip flop prevents the value of D from reaching the $Q$ output until clock pulses occur. When the clock is low, both AND gates are disabled $D$ can change value without affecting the value of $Q$. On the other hand, when the clock is high, both AND gates are enabled. In this case, $Q$ is forced to equal the value of $D$. When the clock again goes low, $Q$ retains or stores the last value of D . D flip flop is a bistable circuit whose D input is transferred to the output after a clock pulse is received.
- T FLIP-FLOP: The T or "toggle" flip-flop changes its output on each clock edge, giving an output which is half the frequency of the signal to the $T$ input. It is useful for constructing binary counters, frequency dividers, and general binary addition devices. It can be made from a JK flip flop by tying both of its inputs high


## CIRCUIT DIAGRAM:

SR Flip Flop
D Flip Flop


## J-k flip-flop using NAND gates



## PROCEDURE:

1. Comnect the circuit as shown in figure.
2. Apply Vce\& ground signal to every IC.
3. Observe the input \& output according to the truth table.

## TRUTH TABLE:

SR FLIP FLOP:

| CLOCK | $S$ | $R$ | $Q_{n+1}$ |
| :---: | :---: | :---: | :---: |
| $l$ | 0 | 0 | NOCHANGE |
| 1 | 0 | 1 | 0 |
| 1 | $l$ | 0 | 1 |
| $l$ | $l$ | 1 | $?$ |

## DFLIPFLOP:

| INPUT | 0UTPUT |
| :---: | :---: |
| 0 | 0 |
| 1 | 1 |

## JKFLIPFLOP

| CLOCK | S | R | $Q_{\mathrm{n}+1}$ |
| :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | NOCHANGE |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | $Q^{\prime}{ }^{\prime}$ |

## TFLPPLOP

| CLOCK | S | R | $\mathrm{Q}_{\mathrm{n}+1}$ |
| :---: | :---: | :---: | :---: |
| l | 0 | 1 | NOCHNGE |
| 1 | 1 | 0 | Qn' $^{\prime}$ |

RESULI:Tuth table is verified on digital trainer.

## Experiment No: 14

## Realization of logic gates using DTL, TTL, ECL, etc.,

Aim: Realization of logic gates using DTL, TTL, ECL, etc.,
Apparatus: Logic trainer kit, Connecting wires
Theory: Diode- Transistor Logic, or DTL, refers to the technology for designing and fabricating digital circuits wherein logic gates employ diodes in the input stage and bipolar junction transistors at the output stage. The output BJT switches between its cut-off and saturation regions to create logic 1 and 0 , respectively.
Circuit Diagram:


(a) Diode logic (b) resistor transistor logic and (c) diode transistor logic.

| Farameter | RTL <br> Logic <br> Family | IIL | DTL | Standard <br> TTL | ECL | MOS | CMOS |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Basic Gate | NOR | NOR | NAND | NAND | OR- <br> NAOR | NAND | NOR - <br> NAND |
| Fower <br> Dissipation <br> in mW per <br> gate | 12 | 6 nW <br> 70 uW | $8-12$ | 10 | $40-55$ | $0.2-10$ | 1.01 |
| Fan Out | 5 | Depends <br> on <br> injector <br> current | 8 | 10 | 25 | 20 | 50 |
| Noise <br> Immunity | Normal | Foor | Good | Very <br> Good | Foor | Good | Very <br> Good |
| Propagation <br> Delay in ns <br> per second | 12 | $25-250$ | 30 | 10 | 2 | 300 | 70 |
| Speed <br> Power <br> Product | 144 | <1 | 300 | 100 | 100 | 60 | d.c.-0.7 |

## Procedure:

1. Connect the trainer kit to ac power supply.
2. Connect the NOR gates for any of the logic functions to be realised.
3. Connect the inputs of first stage to logic sources and output of the last gate to logic indicator.
4. Apply varous input combinations and observe output for each one.
5. Verify the tructh table for each input/ output combination.
6. Repeat the process for all logic functions.
7. Switch off the ac power supply.

## Result:


[^0]:    taw Sugiv athagrine

