UNIT-I Junction Diode P-N Theory of P-N Junction :-Combining ptype S.C. f. ntype S.C. forms PNM. -> Connecting di (two) electrodos' to the PN SN forms PN m. diode. B.G.G. C. D. B. B. D. Donaston Electron Acceptorian Hole Diffusion of electron Deffusion of hole The donot ion is indicated Schematically by a plus Sign below, after this impurity atom "donates" an electron, it becomes Post-five Pon. the acceptor con is indicated by a minus Sign be cause, after this atom "accepts" on electron, "it becomes a negative in, when PAN type are arbining together by an appropriate Scherre like Ion implantation of diffusion. Properly formed PN on will be having ptype on one side for type on the prother side , P-type S.c. have accepts Tars of Choriean are holes (Positively draged) ાત્ત dong fn-type 11 .4 и . electors

According to Mass. Actin Law for Nortype
$$P_n N_n = n!^n$$

 $\therefore \boxed{N_0 \equiv \frac{m_1^n}{P_n}}$
 $P_n Type Sic:-
 $P + N_p = n + NA$
 $U = np \Rightarrow Constraints of free electrons
 $P_p \Rightarrow$ jobs
 $N_n \Rightarrow$ " durch atom.
 $TXr P_n type Sic N_0 (Dord, Apping) = 0. Here
 $P_p = np + NA$
 $\therefore P_p \Rightarrow np = NA^m P_p$
 $\therefore P_p \Rightarrow p_p = NA^m P_p$
 $\therefore P_p \Rightarrow p_p = NA^m P_p$
 $\therefore P_p \Rightarrow np^* \Rightarrow \boxed{NA^m = \frac{m_1^n}{N_p}}$
 $Drift welself 1:-
 $-A \ charged partities results when the charge Caster differs to statch
three courses under the influence of an applied charge with it a additional
differs when the influence of an applied charge with it is a additional
differ welself Va'
 $durft welself Va''$
 $durft welself I:-
 $A \ charged partitional to the chart child $\Rightarrow V_{d=p+e}$
 $when \mu \to M_p \ type Va''$
 $durft welself I:-
 $Drift welself I:-$
 $Drift$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$

. .

•

••••

•

• •.

• •

:

Ξ.

5

•

10 There will be difference in the Concentration of those will be a Concentration gradient of holes from p to N side & Concentration gradient of electrons from N to pside. whenever there is a Concentration gradient then the Carriers holes of electrons will try to flow from a higher Concentration region to laver Concentration region Just like whenever there is a pressure C différence in the mater level b/w two places then higher pressure water will flow down to place where pressure of mater is low, Similarly because of difference in concentration, hales will Stort moving from ptype to Ntype. This procen is called diffusion. Here these holes will be crossing In from left side to right side Right nide to left side of electrons will be .2 This procens is diffusion. Diffusion of holes of electrons will take place whenever we bring PN on together, As this Cassiels, holes from left side Cross over to the right side electrons from fight side Cross oues to the left side then there will be reamberation of charge because holes will be reambined by free electrons. I electrons will be reambine with holes. At the instant of pn-In formation, the free electrons near the In in the n region begin to diffuse a cross they in site the pregion where they combine with holes near the M. The result is that n region Lores free electrons as they diffuse into the m. randoman Scanned by CamScanner

This creates a Layer of positive charges (perstavalant Ears) near the m. As the electrons move across the on, the pregran loses holes as the electrons and holes Combine. The result is That There is a layer of negative charges (trivalent Pars) near the on. These here layers of postive of negotive charges form the depleton region (of depletion layor). The term depletion is due to the fact that near the m, the region is depleted (I.e. emptied) of charge carries (Analchart and holes) due to diffusion acros the on. It may be noted that depletion layer is formed very quickly and is very thin Compared to the n neglar cond-the Pregion. For clarity, the width of the depletion layer is Shown enaggerated. Θ 26+ M 6 6 GIADIGE ဓိဓိဓုမျှမျှမျှမျ်းစ်စေါ် ê ê ê e e e e ů) Electric Depletion Region -Depletion 166-31 P \mathcal{N} Layes Space chalge fign ÐĐ Tronsition Region Ð \ominus (d)(È Θ Unneutralised crocyes The thickness of depletioning in an Covered charges that potential difference 10 Acm = 10 - 6 m = 1 micron aune

Once pri in is formed and depletion Layer created, the diffusions: free elections Stops. In other words, the depletion region acts as a barrier to the further E movement of free elections a cross the In. The postive and negative charges Set up an electric field. This is Shown in fig. The electric field is a barrier to the free electrons in the n-region There exists a potential difference across the depletion layer and is Called barrier potential (Vo). The barrier potential of a pri jri depends upon Several factors including the type of Seni Conductor material, the amount of doping and temp. The typical barrier potential is approximately ; . + U 5 For Silica, Vo=0.7V, For Germonium, Vo=0.3V Conductivit !!-Cartin · Va > deftuelousy · Distoral = time x velocity. $\therefore t = \frac{L}{V_1}$ The total amount of charge in whit volume = ng The total charge in the Conductor, Q = ng × (volume) = ng A2 ÷ : V= ATRO the state . The current, $I = \frac{Q}{t} = \frac{nqAL}{L/Vd} = n_q A V_d = nqA \mu G$ ligt T(amont) Current density $J = \frac{T}{A} = nq\mu E$, this is the Current per anit density of Caro-de Cheon we can replace the quantity nay the by a Constant on, Conductivity with on = ng 14

J=0E · , R=1 : DIZ OBRV=IR => I=GV -> Grductivity (-> resistourly Electrical Properties of Servi Conductor Materials Conductivity!. we know that, or = ngite. ->. O..... Carduction in Conductors is due to electors where as, Conduction in Sic due to two types of charge Callers, "inc. electrons and holes on the basis of eqn . O, the Conductivity of a of a S.C material can be obtained as In = ng/ Kn -> due to electrons ~p=partep -> due to holes J= Enter == ngkn+pakp = a (nkn+pkp) Hn -> mobility of free electrons Mp -> Nobility of holes or -> charge of a Camer M, P -> Electron, Lale Concentrations

Drift Current It a battery is Gonected acros a S.C bas as 3 how intig. Total Curret, I = In + Ip Elictron - Drift to to to to Hole Drift dector flow Holes plan -111 Batter -then electrons being negative charged particles moves towards the positive terminal of the battery and holes being positive charged particles moves towards the negative terminal of the battery. Hence, the movement (drift) of holes and Electrons contribute to cledric current. This is called as drift currente. Diffusion Current Let us Gassider a S.C bas in which the concentration of change

Carlier (electrons of holes) in one region is greater then the other region of the SIC

> High Chalge low charge Grantration Concertration Diffusion Current Diffusion Current DistonCe (X)

Because of charge gradient, the charge cassies in the high Gradienting region move towards the law Concentration region. This process is alled different.

Scanned by CamScanner

and thus produced electric current is called as diffusion current. The Current density due to thes diffusion is proportional to the Calles dersify gradient. Current density due to hale deffusion is given by ie, $Jp a \frac{dp}{dn}$: $\frac{dp}{dn} = Concertration gradient$: $\frac{dp}{dn} = Concertratient$: $\frac{dp}{dn} = Concertratient$ dp = Slope of the groph of Current density due to electron d' Husim is given by $J_n = toy D_n \frac{dn}{dt}$ where Dp -> Hole diffusion Grotoret (m²(s) Dn -> Electron deffusion Constant (m²/s) dP -> Density gradient of holes. dn) Density gradient of electrons Dp, Dn ale deffusion anstants given by Einsteins Relation shipe up - roltage equivalent often $\frac{Dp}{\mu p} = \frac{Dn}{\mu n} = V_T = KT = \frac{KT}{9} = \frac{360}{11600} = \frac{26mV}{11600}$ K- 8.62×10-5euler E→ 1.38×10-235/°F $V_T = kT$ At room temp ise, at 27°C, T= 273+27 = 300°K $V_T = KT = 8.62 \times 10^{-5} \times 300 = 0.026 V (at 300° E)$ Total Current: - total Current in as c may be pomble to have the currents Contributed by both charge gradient & electricitield thus the total current is given by Jn = ngikn E + 91 Dn dr Jp = ParkpE - a Dpdp

the second what

Scanned by CamScanner

8

Di Electrode Arrow Head Ovelicates PN In Diode:-Direction of Govential Diode whent when found Biased inction Cathode N-type P-type Metal Contacts Copper Connecting. leads (b) Symbol of P-N MDiode (a) Structure of p-n In Diode In electronics, the term bias refers to the use of d.c. voltage to establish Certain operating Conditions for an electronic deura. In relation to a PNIM. there are two bias Conditions (2) Reverse blasing (1) Forward blasing (1) Forward Biasing N (b) Circuit Symbol a, prim when the positive terrival of DC source & battery is Corrected to p-type and regative terriral of battery is connected to N-type S.C of a PN m dide, then the dide is said to be forward beared.

0 (25 operation -PN jn is F.B, the holes (positive charges) on the when the P-side are repelled from the fue terminal of the battery of are forced to move to wards the m Il by the electrons ("we charges) on the n-side are repetted from the '- ve terminal of the ballery & are driven towards the Because of their acquired every from the voltage barre some of the holes of electors enter the depletion Loyee of recombine themselves. An a result, both the depletion region width of potential barrier reduces. when the bias voltage is progressively increased beyond the barrier potertial (For si vo=0.74, Forge Vo=0.34) then the electron from the N-Node Cross the PN on and are attracted by the five terminal of battery on the P-ride. 11 y the holes from the p-hide com the pron and all attracted by the '- we terminal of battery on the N-Mide -Both there charge Carrier flaw Carstitutes a Majdity Current V.0 =0 wa 107 A wardit Couldent JOL Kurt NOEnternel 00 600 Ð Θ Ectoral Field . [0]@i@.@.@ 000

(2) Reverse Biastry (b) Circuit Syrbol (a) PNM when the positive terminal of DC source & battery is Connected to N type Sic & negative terrival of battery is corrected to Ptype Sic of a PN IN as shown in fig. then the In is raid to be Reverse Biased, when the PNON is reverse biased the holes in p-side ale operation :attracted towards 'i've terminal of the bottery. Electrons on the N-sede are attracted towards the terminal of the battery. This action increases the depletion region and balles potently as shown in figure. The Increase in barrier potential prevents the flow of Magority Carriels. However, there are some electrons (Mirenty Camers) on the P-Nide & boles (Minority Carliers) on the N-Nide se The barnier potential helps these Mindity Callels to Cross the M. & a small magnitude of <u>reverse current</u> I. flang alron the M. This aument is Called reverse Saturation Current.

12 (2) 2 10 60 6-0 Esternal Auld 13 0000000000 No Enternal field 000000000 0.0. 99 00 0 0) Holes Volt - Ampere Characteristics of Print V-I characteristics of a prim is the curve b/w voltage across the m of the circuit current. we can know the behavior of a diode by in a circuit by U-I cheracteristics. . Usually, Voltage is taken along x-avis of current along y-anis. R mA PN K-> Switch OFF - open circuit(oc) -0 - Chort circuit(5.0) -chord cke K ON

PN ON dlade The V-I characteristics Can be Studied under three Blass- application of enterral Voltage about the two (1) Zero external voltage (No blas) temtrals I flynd) (2) forward bias Cume Ĵ Reverse bias (3) ma o オズロー y B 200 r Es Bar 150 100 · voltage Current 550 15 10 0 > VF (VOLTS) VR (VOLTS) & 11 0.2 0.3 0.4 05 0.1 0 Do thusan x-ann Net annes 100 ige across diode 200 Break Down 300 voltage 4.00 Poto Ip(pA) (No bias) under steady Zero external voltage i- when the external voltage is 'O'. extens C open at 'K'. The potential barrier at the In does not permet current flow. .. The cke current is zero, Indicated by pt "O" in fig. Forward bias: - when CKt is F.B, the potential baselies is reduced (2) of at some forward voltage (0.7 v for SI of 0.3 v for Ge) the current starts flowing in the clit. Above the forward voltage the current increases with increase in applied voltage. Thus observe Curve 'OB' as shown in fig . The first region OA' the current pris very slady of the curve is non-linear, Hensonce the external voltage exceeds the potential balling voltage the PN on behavis like on address

The majority (role) current Type is gluen by
Type (3) = T - Type (3) = 1)X
unitigative that, if PA Didde Current
when a finance bien is applied to a drode, train are typected
from the P-Side Sorts the N-Add-
The hole Concadention is providerial is gluen by

$$p_n(x) = P_{n0} + P_n(x) = -n(1+p) - 3$$

where $P_{n0} = Theoret equilibrium Concadention
where $P_{n0} = Theoret equilibrium Concadention
 $Lp = 2d frain Uright of View In N-maleical.
 $Lp = 2d frain Uright of View In N-maleical.
 $L = 2d fraine known the junction where Concadention
 $d = destance known the junction where Concadention
 $d = destance known the junction where Concadention
 $d = destance from the junction where Concadention
Hele Concadention of the junction of the concadention
 $f_{n}(0) = P_{n}(0) - P_{n0} - - (9)$
 $f_{n}(0) = P_{n}(0) - P_{n0} - - (9)$
 $T = -y D p \frac{dE(x)}{dt}, A = (-p_{n}(b)) = P_{n0} + P_{n}(a) c^{-1}/dt_{n}$$$$$$$$$$$$$$$$$

$$P_{n}(x) = P_{n}(0) + P_{n}^{1}(0) e^{-x/lp}$$

$$\frac{d P_{n}(x)}{dx} = P_{n}0 + P_{n}^{1}(0) e^{-x/lp}$$

$$\frac{d P_{n}(x)}{dx} = P_{n}0 + P_{n}^{1}(0) e^{-x/lp}$$

$$\frac{d P_{n}(x)}{dx} = P_{n}0 + P_{n}^{1}(0) e^{-x/lp}$$

$$F_{n}(x) + A_{n} D_{p} P_{n}^{1}(0) \cdot e^{-t/p}$$

$$P_{n}(x) + A_{n} D_{p} P_{n}^{1}(0) \rightarrow e^{-t/p}$$

$$P_{n}(x) + A_{n} P_{n} D_{p} P_{n}^{1}(0) \rightarrow e^{-t/p}$$

$$P_{n}(x) + A_{n} P_{n} D_{p} P_{n}^{1}(0) \rightarrow e^{-t/p}$$

$$P_{n}(x) + A_{n} P_{n} P_{n} P_{n}^{1}(0) \rightarrow e^{-t/p}$$

$$P_{n}(x) + A_{n} P_{n} P_{n} P_{n}^{1}(x) + P_{n} P_{n}$$

.

с. 1

· · · · · · · · ·

H.

Scanned by CamScanner

Total diode current: The total diode current T at use is gran by-

$$I = T_{pn}(0) + T_{np}(0), \rightarrow (3)$$
When $T_{pn}(0) = current Gaused by bala address N-rayin
$$T_{np}(0) = u + duds + p + rayin
the value of $T_{pn}(0)$ Ga be Gatedisted by using $e_{pn}(6)$ $f(e_{p}, two
$$T_{pn}(0) = \frac{h_{N} D_{P}}{L_{P}} \left(P_{n0} e^{U/v_{T}} - P_{n0} \right) \right)$$

$$T_{pn}(0) = \frac{h_{N} D_{P}}{L_{P}} \left(P_{n0} e^{U/v_{T}} - P_{n0} \right) \right)$$

$$T_{pn}(0) = \frac{h_{N} D_{P}}{L_{P}} \left(P_{n0} e^{U/v_{T}} - Q_{n} \right) \right)$$

$$T_{pn}(0) = \frac{h_{N} D_{P}}{L_{P}} \left(e^{U/v_{T}} - Q_{n} \right) \right)$$

$$T_{pn}(0) = \frac{h_{N} D_{P}}{L_{P}} \left(e^{U/v_{T}} - Q_{n} \right) \right)$$

$$T_{pn}(0) = \frac{h_{N} D_{P}}{L_{P}} \left(e^{U/v_{T}} - Q_{n} \right) \right)$$

$$G_{n} = \frac{f_{n}}{L_{P}} \left(e^{U/v_{T}} - Q_{n} \right) \right)$$

$$T_{pn}(0) = \frac{h_{N} D_{P}}{L_{P}} \left(e^{U/v_{T}} - Q_{n} \right) \right)$$

$$G_{n} = \frac{T = T_{0} \left(e^{U/v_{T}} - Q_{n} \right)}{L_{P}} \left(e^{U/v_{T}} - Q_{n} \right) \right)$$

$$T_{pn}(0) = \frac{h_{N} D_{P} P_{n0}}{L_{P}} + \frac{h_{N} D_{N} h_{P}}{L_{N}} \right) \left(e^{U/v_{T}} - Q_{n} \right)$$

$$T_{pn}(0) = \frac{h_{N} D_{P} P_{n0}}{L_{P}} + \frac{h_{N} D_{N} h_{P}}{L_{N}} \right) \left(e^{U/v_{T}} - Q_{n} \right)$$

$$T_{pn}(0) = \frac{h_{N} D_{P} P_{n0}}{L_{P}} + \frac{h_{N} D_{N} h_{P}}{L_{N}} \right) \left(e^{U/v_{T}} - Q_{n} \right)$$

$$T_{pn}(0) = \frac{h_{N} D_{P} P_{n0}}{L_{P}} + \frac{h_{N} D_{N} h_{P}}{L_{N}} \right) \left(e^{U/v_{T}} - Q_{n} \right)$$

$$T_{pn}(0) = \frac{h_{N} D_{P} P_{n0}}{L_{P}} + \frac{h_{N} D_{N} h_{P}}{L_{N}} \right) \left(e^{U/v_{T}} - Q_{n} \right)$$

$$T_{N} = \frac{h_{N} D_{P} P_{n0}}{L_{P}} + \frac{h_{N} D_{N} h_{P}}{L_{N}} \right) \left(e^{U/v_{T}} - Q_{n} \right)$$$$$$

The reverse Saturation Current: use know that Pro= Mer and Mpo= Min 7 Sub 13 + 19 in 12 $I_{0} = \begin{pmatrix} A_{q} D_{p} \begin{pmatrix} n_{p}^{2} \\ N_{p} \end{pmatrix} + A_{q} D_{n} \begin{pmatrix} n_{p}^{2} \\ \overline{N_{p}} \end{pmatrix} \\ - I_{p} \end{pmatrix}$ ND= Condition $I_{O} = A_{QV} \left(\frac{D_{P}}{L_{P} N_{D}} + \frac{D_{n}}{L_{n} N_{A}} \right) m_{i}^{2}$ NA = Accepto -the walke (where mp2 = Aot3 are KT met = A ot B e VT where VGo = Voltage numerically equal to me forbiddens gop Evergy Eq. in election volt VT = Voltage equivalent of temp = T 11,600 limiting values of PN on diader. PN M well perform Sattstactorely anly i'f it is operated within Certain limiting values. (i) Manimum forward current: - The highest current under F.B Grdition - that Can flow through the junction. (1) Peak Invene witage (PIV)1- Max sevene voltage that Can be applied to the PNON. It vig across on exceeds privender R.B., on gets damaged. (11) Man, Power Roding :- It is the max, power that Can be dissipated at the M wetnast damaging the m. Power dissipation is the product of vottage across the IN - & current through the on

Ē Applications of PN on didus An ideal PN on diode has zero resistance when it is Infinite resistance when it is Due to this characteristic the diode finds a nounber of 4 applications as follows. (2) Switch in digital Logic circuits used in Computer (1) rectifiers in de pour supplies (3) clamping retroork used as dc restorer in TV receiver. (4) dipping circuits used as wave shaping circuits used in Corputers, radas, radio of TV receivers. (2) The Same PN Junction with different doping Concerts (5) demodulation (detection) Circuits fonds special applications as follows: (1) detectors (APD, PIN photo diade) in optiGL Communicat (2) Zever diodes in voltage regulater (3) Varactor diades in turing Sections of radio of TV reci (4) Light emilting deades in digital displays (5) LASER diodes in optical Communications (6) Tunnel diodes as a relaxation os cilletos at micro wave tre

18

Temperature Dependence of V-I characteristics of Tides:-The Boltzmann's equation of diode current is expressed as $T = T \circ \left(e^{\sqrt{N_{T}}} \right) T = T_{o} \exp \left(\frac{1}{N_{T}} \right) - I_{T}^{T}$ where, I = diode current (positive when F.B.f.) Io = diode revene current at Temps. V = die de voltage (positive for F.B 4-regative to R.B) M=1 for Ge & 2 for si VT = I, a questity in volts dependent upon 1.600 T = temp of diode tr (°E) At room temp Say 22°C, T=295°K f VT = 0,02 5 volt. Thus $I = I_0 \left(e^{A_0 V} - i \right), \text{ for } Ge$ $f = I = I_0 \left(e^{20^{\circ}} - 1 \right), for si$ where To is the reverse Saturation current at room temp. In is temp dependent. It Can be shown that it increases 7%. per'c for both Ge & Si. And it doubles for every 10° c rise intemp. Note: - Ge is more temp dependent than Si because its reverse current is approximately loss times Lasger.

Scanned with CamScanne

29

20 (I Ideal UN Practical - Resistance levels (Staticard Dyrange) gue repland F.B .) Forward resistance should be zero of In Ideal Case, Reverse resistance should be inflitte Dhacherel practice, no diode is an ideal diode because, neither it acts as a perfect conductor when F.B not it acts F. M-D Diterrities . AM as an insulator when it R.B. using water pilo So we an say that, in F.B, it offers. very . Small revestora (not exactly zero) and is called a forward resirtance, whereas it offers a very high resisterce (not exactly infinite) in reverse blased andertion. This high resistance is known as revene revisitent Static & D.C Forward Revistance1-In F.B., the opportion offered by the diode to the direct Current flow is known as Static of D.C. forward resistance The ratio of D.C voltage acron the diode to the D.C current flowing through it gives the value of D. C forward resistance. Static resistance = Forward Dc Current J Centert That is, for any operating point, let the forward Voltage be OA and the Corresponding forward Formand arrent is OB. ... the D.C forward resistance & Static resistance is gluen by $R_{f} = OA = V$ Fluoto Forward voltage A O

Since the Shape of the diode characteristics is non linear, have the value of RF depends upon the exact location of the operating point on the curve. Dynamic & A.C. Forward Revistorce IF(MA) Dyname c resistance of a PN-Indiade may be defined as the resistance offered by the drode to the A.C. Algored is \mathcal{P} Called dynamic & A. C. resistance. C Dynamic resistance of a diode B v Cuelty) is equal to the Slope of foroard 0 V-I characteristics of the deode beyond the knee voltage 4 is given by, $\delta p = \frac{\text{charge in Voltage}}{\text{charge in Current}} = \frac{\Delta V}{\Delta T}$ From the Fig, we observe that charge in forward voltage = AB change in forward Current = CD .. Dyramic of A.C forward resistance (rp) = OB - OA = DV Expression of Dynamic Fondard Resistance we have dide current equation given as, $I = I_0 \left[e^{V/nVT} - I \right] - 0$ Differentiating Cq. () win to voltage (V), we get, $\frac{dT}{dv} = T_0 \left[e^{v(nv_{\dagger})} \times \left(\frac{1}{nv_{\dagger}} \right) \right]$

$$\begin{aligned} = \int_{T} \int_{T}$$

It is the restricter offered by the PN in drode under Reverse Resistance:sewise beas ardition. Et is very large compared donte forward resistance, which is in due rarge of Soveral Mr. Determine the found resertance of a PN on diade, when the followard Current is 5mA at T=300°K. Asume Problem Forward reststance of a promotiode, Tp = MVT ·Silian.diode Sol1 $r_{f} = \frac{2 \times 300}{11,600 \times 5 \times 10^{-3}}$ $V_{T} = \frac{T}{11,600} = \frac{300}{11,600}$ 2×21 = 52×10-3 5×10-3 = 10.34 -11

24 (22) Transition and Diffusion Capacetorce !-There are basifally two types of Capacetanas aspected with a P-N junction. Space charge of Transition Capaciton (C+);- Depletion Capacit This Corres in to Cur when the P-N m is revere blased. 2) Di ffusion & Storage apacitance (CD)1-This Corres into to cus when the diode is forward blased. (2) depirg in n-Nde Is letter compared Transition Capacitance: Consider a reverse biased PNM. ÐÐ ю ÐÐ Θ the majority Callids move among P ΘĐ €, from the In and the theckness of \oplus \oplus Θ the depletion layer increases. NOI The width of the depletion layer 12-NASSNO Dis ircreases with in orase in reverse blas voltage. < Wp LLWn = W-Now, the depletion region acts Diston like an insulator & dielectric medium and pard Niregians on esthernide have los resistance and act as the Conducting as Distance Since Capacitor is a dielectric material (insulation) in b/w two Shawn in fig. In-this way, a P-N M may be regarded as a parallel plate capacity.

Scanned by CamScanner

The Sunction apacettence is called the Space charge of transition apacitance. This is denoted by (CT) and is defined $C_T = \begin{bmatrix} dQ \\ dv \end{bmatrix}$ as where do is the increase in charge resulting from a charge d'u in voltage. Capacitance is nothing but ability to store charge for an applied potential. PN jn is able to store charge in depletion region whech is immobile in voture for a gruen applied potential this we are considering it as a capacitance effect. In general Capacitance C = QBut we are intrested in, For me charge in the potential how much is the charge Stored in the devi a $C = \frac{\Delta v}{\Delta v}$ So, incremental apacetance of by Cy = da da increase in charge aundby a $G = \frac{idt}{dv} \left(: i = \frac{da}{dt} \right)$ charge & dv. aurrent is rate of flow of charge per time CT is transition region Capacitance 2 = CT dV Space chaege passier depletion region 11

26 Capacifonce is not a constant, but depends upon the magnitud of the reverse voltage. So CT is defined as, CT = da An Alloy Junction 1_ & Stepgredidon nype Trivilent PAI BAG Cavider a m in which tree is an abrupt charge from acceptor ions on one side to dond for notice other side. Such a m is formed experimentally. Pos. example; by placing indium, which is trulant, against n-type Ge & heating the Combination to a high temp of of Sare of the indium dissolves into the Ge to charge the Ge from <u>n to ptype at the m</u>. Such a mis Called Alloy & fusto It is not receively the NA = ND it is often advantageous to have an unsymmetrical m. acceptor impusity density is assumed to be much smaller thanks done concentrate NLC much strally than the dones concentration. Net No Smalles Decenso NAT SATD Since Net charge must be Zero, then e NAWP = e Nown In N-side doping Concentration is mole, So width of deplettion in Blide & len is len, En P-Mde in Phide ismole ··· ` Scanned by CamScanner

$$ue frew frot $C_{T} = \frac{dA}{dv} \longrightarrow 0$
Now let us astate polyadi equation

$$\frac{d^{2}v}{dx^{2}} = \frac{q_{1}N_{A}}{E} \longrightarrow 0$$

where E is the parent thus by the S. c.

$$\frac{d^{2}v}{dx^{2}} = \frac{q_{1}N_{A}}{E} \longrightarrow 0$$

where E is the parent thus by the S. c.

$$\frac{d^{2}v}{dx^{2}} = \frac{q_{1}N_{A}}{E} \longrightarrow 0$$

$$\frac{d^{2}v}{dx^{2}} \longrightarrow 0$$

$$\frac{d^{2$$$$

•


2-8 3 $\frac{d\omega}{dv} = \frac{\epsilon}{q_{1}N_{4}\omega} \longrightarrow (5)$: Q=nqvAL (for Graducte) for n=NA, L=W (oundion width) · Q=NAYAW -> @ defferentiate us.r.to V $\frac{da}{dv} = N_A v A \cdot \frac{d\omega}{dv} \longrightarrow \textcircled{P}$ · , du = E a Naw = N/A QVA. E QV N/AW $dq = \frac{\varepsilon A}{\omega}$ But do is the transition Capacitona Cy bend $C_{T} = \frac{EA}{\omega}$


Scanned by CamScanner

Di-Husion Copartionle (CD):-- when a PN on is F.B., a Capacitance which is much Larger than the transition Capacitarce Comen into picture. This type of Gpacitoria is called the diffusion Gpacifica (CD). C0= -(:: = Ty mean life time $\begin{array}{ccc} \text{use have} & \text{I} = \underbrace{Q}_{T} \\ \xrightarrow{\gamma} & \begin{array}{c} \end{array} \\ \xrightarrow{\gamma} & \end{array} \\ \xrightarrow{\gamma} & \begin{array}{c} \end{array} \\ \xrightarrow{\gamma} & \end{array} \end{array}$ of darg Cathan) From Diode equation For F.B I = IO e V/NYT -> (2) 0 متر 3 طلای Q=r(Ioeu/nvr) -3 differentiate eq. 3 w.r.t. V, we get do = r. I. d. (ev/n4) $(:c_{\overline{p}} d_{\overline{q}})$ $(:c_{\overline{p}} = ? I_{c} \cdot e \frac{v(n)^{1}}{n}$ = <u>TI</u> (:: I=Io.e / MA

G Diede Equivalent Circuits An Equivalent circuit is a Combination of elements (like R, L, C etc) properly closen to best represent the actual characteristics of device in a particular operating region. the Canot use circuit analysis techniques like Norton, themerin to fire act parameters like voltage, Current & revistance with the we Can replace actual device with equivalente circulity ... piece where livean courselect cht Grstort voltage drop of Simplified equivalent chits. C1) Ideal equivalent circuit Piece - were Liveas Equivalent circuit (2)ഷ് Anumption After Gradecting it Can be represented interest form -> liveag even with Small non-liveauity glope = tano -> tono = Perpendicular Base Fh slope y = " If Vp slopefort If from ohm's law slope I = rf -) If the V-I Chalackistics is assumed or lines Top = the -Han Forward revisionce is Constart. -> Herce due to this Grapt un canceptale nonlived curve by straightline

- -----





Scanned by CamScanner

34 h If (mr) Slope of the Load Line Vin = If RL +Vf Vin PL ood live (Vin, o divide B.S by RL Q-pt IpQ $\frac{V_{in}}{R_{i}} = \frac{T_{f} + v_{f}}{R_{i}}$ VE ya Vin (0,0) Q-pt of Quiliscent pt (G) operating pt = (Ipo) & zunere (O)). $I_{p} = \frac{-V_{p}}{R_{L}} + \frac{V_{in}}{R_{i}}$ y = mn + c $y = T_{f}$ $C = \frac{V_{in}}{R_L}, m = -\frac{L}{R_L}$ By charging RL, & pt will also charge If $\uparrow R_L$, a pt will charge, load live will charge

Scanned by CamScanner

Break dawn Mechanisms in Didet - In reverse biased Gradition as long Brested region VBR as the reverse voltage is laws than break down voltage, the diode current is Small and aborost Constant at Io. Diode Characteristics buyarte Cortain Value; large diode Current flars. This is alled But when never voltage increases breakdown of diode and Corresponding voltage is Called reverse breatdown ustage (VBR) of diode. There are two welterisms due to which the breakdown occur in the diade. These ale (1) Avalanche Break down (2) Zener Break down

Scanned by CamScanner

Zever Dlode;-

when the reviewse voltage reaches breakdown voltage in growned PNM diede, the Current through the on, and the power diverpated at the on will be high. Such an operation to destructive of the dide gets damaged. whereas diades Can be designed with adequate power dissipation Capabilities to operate in the break down region are Such a dirde is known as zener diede. Zener diede is beauty deped than the ordinaly diate. operation of zeres diade is If (mr) same as that of ordinary PN diode under F.B Graiten. where as under R.B Condition, break our. of the on occuss. - The breakdown voltage dipendy Ip(HA) upon the amount of doping. If the diode is heavily doped, depletion layer will be thin f Consequently, break down occurs at lower reverse without and furtres, the breakdown is tage is sharp. whereas a lightly deped diode has a higher breakdown voltage. - Thus breakdown voltage Can be Selected with the answert of depirg.

Scanned by CamScanner

Scanned with CamScanne

36

31 Zener Breakdour Avalanche Breakdown 1. Breaking of Covalant bands is due to interse electric field across 1. Breating of Gratent bards is the narrow depletion region. This due to Collision of accelerated Jereroles Large ro. of free electron aherge Carrier having large velocities and kinetic energy with to Guve breakdown. adjacent atoms. The procen is alled 2. This occurs for zerar diodes arrier multiplication. This occurs of zeror dide ... with VBR lass often GV. with VBR greater year GV. 3. The temperature Coefficient 3. The temperature Coefficient is regative. is positive. 4. The breakdown voltage decreases 4. The breakdown voltage increases as junction temperature increases as the junction temperature increases . 5. occurs for heavily doped diode The occurs for lightly doped 5. diody. B, The V-I characteristics is very G. The V-I characteristics to rut as Bharp in breatidown regime. Storp as Zever breakdown in breakdown region. JBP2 I. JBR Notion Sharp as Zeres z. Lineon Graded Junction Step groded sunction 7.

Appli Cations in

Suprbol

Wirnd - Thom

from the Zever characteristics, under the R.B. Ordition, The Voltage across the diode remains almost astrongh the Current through the diode inscreases. Thus, the voltage across the Zeverdiode Serves as a reference voltage. Hence, the diode Can be used as a voltage regulation.

33

6.

VE ZRL VO às a vo trage regulates

ener Dide:

Zener dide is a reverse biased heavily-doped Silicon P-N junction diade which is operated in the break-down region. The Symbol of zener diode is shown in fige). This is similar to a normal diode except the line representing the cathode is bent at both ends i.e. Anode Casthoole (A) + - - (1) like the latter z for zener. fig(): Symbol of Zenel diode V-I characteristics: The V-I characteristics of zener diade under betward bias and Reverse bias is shown in fig:c). When a zener is Found loiased its chalacteristics are just as those of ordinary diccle. The fig() shows that when zenel reverse applied voltage its increased, at Vz cutrent increases greatly. In Vz F2 (min) This voltage is called as L Zener bleakdown Avalante / zener voltage (v2) (21) breakdour breakdour Jz(max) Voltage. Sigil) V-I chalacteristics 7 zener diode.

Scanned by CamScanner

39

There are two mechanism of the breakdown. Breakdown Mechanism"

Zener breakdown takes place in very thin junction (i) Zener breakdown s when both sides of junctions are heavily doped then the depletion layer becomes nations. When a small reven bias voltage is applied, a very strong electric field is set up across the thin depletion layer. This field is enough to break the covalent bounds. Now very large number of elections and holes are produced, which Constitute the Severse current (zener coursent). (ii) Avalanche breakdown & Joped and the depletion larger jus - If applied severse brase increases, the field acrossitle jn increases. Theemally generated carlielle (minacity) aquire a large amount of energy from the this field and starts distrupt Covalent bond by colliding with immobile ions and Creater new electron-hale pails. These new Carriels again acquire sufficient energy from the field and Collide with other immabile cont and generating further election-hole-pain. This process is cumulative in nature and results in generation of avalanche Glood, of charge carriers within a shart time.

Scanned by CamScanner

valenche maltiplication.

Application of zenes dicde;

-> Used as a voltage segulator. -> Used as peak clipper

Tunnel Diode:

Trannel diode, is a Extremely heavily doped, This junction diode. Also called Esaki diode.

An ordinary de PH junction diode is doped by imparity atoms in the concentration 1 part in 108. with this amount of doping, the width of depletion layer is wide and exists a potential barrier acress the junction Due to this potential barrier majarity change carriers carit closs the junction.

If the concentration of impurity atoms is gleatly indeased in a PN Junction i.e., 1 part in 103, the device characteristics are completely changed. Under this condition, a very this depletion layer forms, and the consider close the junction even if they do not have enough energy to overcome the potential barrecelars & 0.7-si). This is known as tunneling phenomenon Symbol:

Scanned by CamScanner

V-I characteristict of Tunnel diode can be V-I chasacteristict: explained well using Energy band structure of a heavily doped PN diode. Breigy band diagram 4 V-I chara ateristics are as shown in fig: (), () respectively. C·B Barrier Ep Turneling Holes VB . (a) when small forward biased (6) Full tunnelling EF EF EC Ev -777_EC EF (d) After Valley Vo Hage (C) After Peak Voltage

> Consider now that a forward bias is applied to the diode, so that the potential harrier is decreased below Eo. Hence the noside levels must be shift upward with respect to those on the p-side, and the energy-band picture for this situation is indicated in big: ()a. It shows that energy levels of elections occupied in The conduction leand of the nonoterial (the heavily shaded level) are same as allowed empty states (holes) in the valance band of the P-side. Hence electrons will tunnel from the n-to the P-material, giving rise to the followed cullent, of shown in V-I chain fig() -> At the forward bias is increased further, the Condition Shown ing fig () b. it leached. Now maximum number of electrons can leave right side of the Jry and tunnel through the barrier to the left side, giving like to the peak current Ip in fig1), another Voltage is peak voltage Vp. > If still mole folward bias is applied, the Situation in fig()c. is obtained and the tunnelling current decreaser. Finally, at even large barnaed biat, fig() d. is obtained, there are no equal energy levels in both side, so turnelling stops. The paint is- known as valley point (4, Ir), After this point It torward bias increased, it acts acts as a ordine

44 (42) Valt - Ampele characteristics of Tannel dide A*1. Vp-> Peak voltag Ferrisol Vy -> Valley volto Ip→ Peak Curren Tr Iv -> Valley Curser Ti -> Forward vottage Np Negative Resistance fevere vollet Region 1 pevere Eccellent Current conduction (Revence) Also Doon as the F.B is applied significant current is produc The Current quickly reaches its peak value Ip. when forward Vottage reactors a value Up. It is denoted by point A. 2 when folward voltage is further increased (i.e., > Vp), the current starts decreasing to I'v corresponding to valley Voltage (Vu). This is denoted by point B. Thus from Point A to B, the current decreases as voltage increases, this results in a regative resistance. -> The position AB Constitutes the most useful property of the diode. That is instead of obsorbing power, a the resistance produc -> poures.

-> For voltage greater -than Vy arment starts increasing as in case of a convertional diode. AppliCation of Tunnel diode)-(1) ultra high speed switching davia High frequency oscillate (microwave oscillator) (2) Digetal design 3) Comparision of zeres and tunnel doody Tunnel Zever Feature g emenden of Made up. f Construction Made up of 31 with gallum asseride with two time layers (P-N) Layers (P-N), galliumarsenste is preparad Heavily doped Heavily doped Doping Echebets regative resisting Acting as breakdown operation device at reverse bias at F.B Constant voltage Sara Microwave oscellato Applications ultra high Speed Switching Voltage regulator devi a

45

Varactor diade!-

*

It is also termed as voltage <u>variable Capacitance</u> die de, of Vari Cap,

we know that the depletion region in a P-N In terms a barnier which seperates the iter of the grave charges on each side of the JN and the depletion region acting like a dielectric. Thus a PN IN possesses Junction Capacitance. When a reverse bias is applied, the function Capacitance decreases because the depletion region width increases. $\boxed{\cdots}C_T = \underbrace{E_I}_{cc}$ A variator diade is specially menufactured P-N Junction with suitable impunity Carantration and operated under R.B Conditions so as to yield a variable Junction Capacitance.

Symbol

working !-The circuit of R.B varacte diade is shown in fig dielec when R.B voltage is increased, the depletion Louger becomes widered. This increases the dielectric thickness. As a result the apacitance is reduced. on the other hard, when revenue beas voltage is decreared_ the depletion layer becomes narrowers. This decreases the dielectric thickness. In this case the Capacitance is increased.

Equivalent circuit

Scanned by CamScanner

4-6

(1-1

Scanned with CamScanne

-

Fig. Shows the variation of diode piode apacitane Capacitance as a function of applied R.B. Voltage. From the fig. the variation of Gapacitance is manimum when ō R. B voltage is zero q it reduces Peverse Vottage non-linearly as the R.B collage increases. hig:- Revene voltage verses diode Capacita Types of Varactor diodel-There are two types of varactor diode profile! (11, Hyper about profile (i) Abrupt doping profile Non uni tom doping uniform depin

In abrieft depirg profile, the deping is uniform on both Sides of the junction and the tuning range of Capacitance is 4:!!

→ In Hyper aboupt profile, the doping level increases towards the junction as shown in fig. [1]. In this Case due to mallades depution layer, a large Capacitance occurs at the junction. BO, a small charge in reverse bias voltage makes a larger, Variation in Capacitance. Due to thes creases, turing range is 10:1.

Scanned by CamScanner

Scanned with CamScanne

47

48 64 Applications --1. varactér d'ode is used in automotic frequency Control. It is used in turing circuits. 2. 3. used in adjustable bard pass filter. 4 SCR (Silian Grandled Rectifier.) Arderph 51 N J2 P J. (حملع) N -> It is a four layer servi Cordiacte device being alternate of P-type & N-type Silian. It Consists of 3 junctions J1, J2, J3 & Sterminals Arode (A), Catrode (K) & Gate (G). SCR is a unidirectional device. (J, ZT3 operates in F.B & Operation : -The operation of SCR Can be totadied (i) when the gate is open (ii) when the gate is five worto Etredes

сb when the gate is open, It is shown in the big, no voltage is Р applied at the gate. from the fig. 5, N Ji & J3 ale F.B while the Junction P σ, J2 is R.B. Due to R.B J2, rowred N flaus-through RL and hence BCK is Cut -off. However when the arode (F.B) Wittage is increased a certain critical value (Broatcour voltage) is reached then the Junction J2 breaks down. SCR now Starts Conducting heavily and is said to be in ON state. when the gate is positive wirito Cathedes. ຕ່ຳ As shown in fig: J3 is F.B, so at Very small Gate voltage Gate current M P Sturits flaving, Due to the Gale 53 N aurrent, avode aurrent increases. In an cutremely Dwall-time, Jundian J2 breaksdain & BCR Conducts heavery. ance SCR storts Conducting, the gate loves all controls. That is to turn OFF BCK, Bupply Voltage is reduced to Zelo.


50 (43) Points to remember 1-If the anode is made i we warto Cothode file, J. E.J. R.B. SCR is blocked & no current flows, If " Jue vollage increases breakdown occurs & SCR is destroyed. It shows that SCR is unidirectional device. Is see an tum on either by keeping the gate open & making The supply voltage equal to breakous voltage of by applying Small voltage (type Cally 1.50) to the gate & making the Supply voltage hers than breakous voltage. -> Either SCR does not Conduct of conducts heavily. This SCR behaves leke a surtch. to turn off SCR, supply voltage is reduced to zero. V-I characteristics of SCRI-ON Jole (IG V-I characteristics of SCR for IG=0 (i.e gape is open) is shown in fig. TH Forward Characteristics:-DI L Break when the anode is "the wor to Cathode, the chalacteristics is known as friended TR characteristics. It is shown in fig! by OABC Curve,

when the bupply voltage is increased from zero, a point A is reached then SCR Starts Conducting. The voltage at point A is called as forward breakover voltage At this voltage Junction J2 breats down & SCR Quintches Suddenly to high Corducting state. Break over vottage is defined as the minimum forward ustroop at which SCR Starts Grauching heavily. At this movement, the voltage acron SCR building drops as shain by dotted curve AB. At Point B Current is Called as holding Current IH. The holding Current is the maximum arede Current at which SCR is turned off from ON Gradition. * There is a manimum value of arede Current which an SCR is Capable of pawing without destruction. This is known as followed current rating and is expressed by IF (about 30.A to 100 A). - Reverse biased characteristics--) when anode is "Jue wirito Cathode, The characteristics is Called as reverse characteristics. when the avoid woltage is gradually increased, at first the arode current remains small (i.e., heakage current)

UNIT-II

Rectifiers and Filters

INTRODUCTION: All electronic circuits need dc power supply either from battery & power pack write. It may not be economical f Conversient to depend upon bottery pawer supply. Hence, many electronic equipment Contain circuits which Convert the ac hupply voltage into dc Noltage at the required level. 1. Linear mode power supply (LMPS): - ac to dc 2. Switched mode Power Myply (SMPS): - dc to dc, dc to ac - Turks ac (230V, 50 Hz)



Ψ

Rectifica:-

Rectifier is defined as an electronic device used for Converting ac voltage into unidirectional voltage. - A Rectifier utilizes unidirectional Conduction device like a Vacuum diode & PN junction diode. - Rectifiers are classified depending upon the period of Goduction as Half-wave rectifier and full-wave rectifier.

Rectifier Circuit Half - wave Peck fies full mane fect fleg - uses only are di ade Bridge FUR - Hardly used in practice Canton top FUR Centre tap - Needs no transformed - Needs a Centre tap uses four di odes transformed - Mostly used in - uses two diodes practic

Centre tap transformed is expursive, so we are going for Bridge FWR.


UNIT-II Rectifiers and Filters

The P-N junction diode as rectifier. In diode readily Conducts under F.B F.B -> diode Conducts R.B -> diode does not Graduct If an atternating vig is applied across the diode terminals, diode is F.B -> during 'the half-Cycles P.B -> 'Live half-Cycles

Hence if a Single diode is used for rectification, Conduction occurs only during "the half-cycles. This is <u>half-wave rectification</u> If we are using two of four diodes, Conduction occurs during both positive of negative half-cycles. This is full-wave rectification

Half-wave rectification,

A diade D and Load resists RL are Convected in Series, and the alternating Voltage to be rectified is applied directly across the Series Combinetian, if no transformed used.




However, if a transformer is used, let it be assumed that end A of the Secondary winding is 'the during a positive half-cycle of V3, The diode D is F.B & bence it Conducts.

A Current flows through the load resistor RL.

- During the '- we halt cycle of Vs, and A becomes negative. (and B would be positive than) and the diode gets reverse brasely. It does not conduct and hance there is no subject current through Br.
- The diade Conducts again during the Subsequent 't've half Cycle and there is flow of current through RL.

elpvlg are Suppressed.



- The rectified ofp. i.e., Current IL is unidirectional, but it is not pure d.c., nor is it Continuous. It is termed as pulsating d.c.

$$V_{t} = V_{m} \sin \omega t$$

$$V_{n} \rightarrow Peak value$$

$$V_{0} = \int_{0}^{V_{m}} \sin \omega t \quad fh \quad 0 \leq \omega t \leq \pi t$$

$$0 \quad fh \quad \pi \leq \omega t \leq 2\pi t$$

$$\omega hese \quad V_{m} = T_{m}R_{L}$$

$$dc \quad voltage \notin currect:-$$

$$V_{0}v_{g}(\theta) \quad V_{dc} = \frac{Area \quad urder tre \quad curve}{base}$$

$$= \frac{2\pi}{2\pi} \int_{0}^{\infty} v_{0} \quad d(\omega t)$$

$$= \frac{1}{2\pi} \int_{0}^{\pi} v_{0} \quad d(\omega t)$$

$$= \frac{1}{2\pi} \int_{0}^{\pi} v_{0} \quad d(\omega t)$$

$$= \frac{1}{2\pi} \int_{0}^{\pi} v_{0} \quad d(\omega t)$$

$$= \frac{V_{m}}{2\pi} \left[G_{0} \omega t \right]_{0}^{\pi}$$

$$= \frac{V_{m}}{2\pi} \left[G_{0} \omega t \right]_{0}^{\pi}$$

$$= \frac{V_{m}}{2\pi} \left[(t+i) = V_{m} \right]_{0}$$

$$i \quad \int_{0}^{\pi} V_{dc} = \frac{V_{m}}{\pi}$$

$$i \quad \int_{0}^{\pi} V_{dc} = \frac{V_{m}}{\pi}$$

$$I_{dc} = \frac{V_{dc}}{\pi}$$

$$= \frac{V_{m}R_{L}}{\pi R_{L}} = \frac{T_{m}R_{L}}{\pi R_{L}} \quad (i + i) = T_{m}R_{L}$$

-

5

5)

S

Scanned by CamScanner

199

*

(2) Times value of old voltage 5 curvet:

$$V_{mm,s} = \sqrt{\frac{1}{2\pi}} \int_{0}^{\pi} V_{0}^{h} dwt$$

 $= \sqrt{\frac{1}{2\pi}} \int_{0}^{2\pi} V_{m}^{h} 2iihwt dwt$
 $= \sqrt{\frac{1}{2\pi}} \int_{0}^{2\pi} V_{m}^{h} 2iihwt dwt$
 $= \sqrt{\frac{1}{2\pi}} \int_{0}^{2\pi} (\frac{1-(0+2wt)}{2}) dwt$
 $= \sqrt{\frac{1}{2\pi}} \int_{0}^{\pi} (\frac{1-(0+2wt)}{2}) dwt$
 $= \sqrt{\frac{1}{2\pi}} \int_{0}^{\pi} (\frac{1-(0+2wt)}{2}) \int_{0}^{\pi} (\frac{1}{2}) \int_{0}^{2\pi} (\frac{1}{2}) \int_{0}^{2\pi}$

24-24

 \bigcirc (4) 5 (3) Rectifier efficiency !-0) The Rectifier efficiency is defined as the ratio of d.c. autput power to the a.c input power. M = d. C. Power delivered to the load a.c. input power from transforma $= \frac{P_{dc}}{P_{ac}} = \frac{V_{dc} \ I_{dc}}{V_{rms} \ I_{rms}}$ = Vdc $\cdot \frac{Vds}{RC}$ Voms, Voms $= \frac{V_{dc}^{2}}{V_{mm,s}^{2}} = \frac{V_{m}^{2}/\pi^{2}}{V_{m}^{2}/2^{2}} = \frac{4}{\pi^{2}} = 0.406$ = 40.61, (1) Ripple factor (V) :- The ratio of ome value of a Component to the dc Comparent in the autput is known as repple factor. V = - Toms value of ac Groponent dc value of Groponent No = Vac Vr - mpple vottog (Vac)mi Vde D = (Vojems). Vd c ac Inpple whole (Vr) mms = VV2mms-Vdc V = (Vm) - 4

 \mathbf{o}

0

5

5

3

3

3

6

Э

Ô

0

 \mathcal{O}

G

D

Ĉ

D

 \bigcirc

(This means that if the transformed rating is [KVA(1000VM)) balf mare rectifier Can deliver 1000×0.287 = 287 malts) to load resistance. Peak Inverse voltage (PIV):-It is defined as the maximum Voltage across the without destroying the junction diode in the reverse direction, i.e., Vm. Peak of a regative ballow (F) Peak of a regative II Vm Form Factor (F): - The Form factor F is defined as $F = \frac{3}{2} \frac{3}{2} \frac{1.57}{1.57}$ (8) Peak factor :- at is defined as the ratio of peak value to rims value (9) :, Peak factor = $\frac{\text{Peak value}}{\text{rms value}} = \frac{\text{Vm}}{\text{Vm}/2} = 2$ Problemsh (1) A halt-mare rectifier, having a resistive load of 1000-2. rectifiesan alternating voltage of 325V peak value and the diode has a forward revistance of 100-2. Calculate (a) peak, average and oms value of current (b) dc paues autput (c) ac input power (d) efficiency of the rectifier. (a) Peak value of Current, Im = $\frac{V_m}{rp+R_L} = \frac{325}{100+1000} = 295.45$

Auroge Currents,
$$I_{dc} = \frac{T_{m}}{R} = \frac{295.45}{3.14} = 94.046 \text{ mA}$$
 is
RMS value of Current, $T_{mrs} = \frac{T_{m}}{2} = \frac{295.45}{2} = 147.725 \frac{1}{ma} t$
(b) DC powers actput, $P_{dc} = I_{dc}^{2} \times R_{L}$
 $= (94.046) \times 10^{-3})^{2} \times 1000$
 $= 8.845 \text{ W}$
(c) AC input power, $P_{ac} = (I_{mrs})^{2} \times (r_{f} + R_{L})$
 $= (142.725 \times 10^{3})^{2} \times (1000) = 24 \text{ W}$
(d) Efficiency of rectification, $T = \frac{P_{dc}}{P_{ac}} = \frac{8.845}{24} = 36.85\%$
(e) A HUR has a load of 3.5 K.S. If the diode resistance
and Secondary Gel resistance together have a resistance
of Peak value 240V. Gl culate
(i) Peak, auroge and the input voltage has a Signal voltage
of Peak value 240V. Gl culate
(j) Peak, auroge and the rectifier.
Selin load resistance in a HWR, $R_{L} = 3.5 \text{ K-L}$
Diode and Secondary Gil resistance , $r_{F} + r_{S} = 800.2$
Peak value of input wittage = 240V

7

(1) Reak value of Current,
$$T_{mn} = \frac{V_{mn}}{Y_{n}+Y_{p}+R_{L}} = \frac{240}{4300} = 55.81 \text{ mm}$$

Average value of Current, $T_{dec} = \frac{T_{m}}{T} = \frac{55.81 \times 10^{-3}}{T} = 17.77 \text{ mm}$
RMS value of Current, $T_{rms} = \frac{T_{m}}{2} = \frac{55.81 \times 10^{-3}}{2} = 27.905 \text{ mm}$
(1) Dc power adopted is
 $P_{dc} = (T_{dc})^{2} R_{L} = (17.77 \times 10^{3})^{2} \times 3500 = 1.105 \text{ cm}$
(1) Ac power input is
 $P_{ac} = (T_{rms})^{2} \times (596 R = (8.4)^{-3})^{2} \times 4300 = 3.34 \text{ mm}$
 $= (0.16)^{1/2} \times 896 R = 18.94$
(2) Efficiency of the readerfrees is
 $T = \frac{P_{dc}}{P_{ac}} = \frac{1.105}{3.348} \times 100 = 23\%$
(3) A half-word readerfrees is used to hupply 24.4 dc to a
resistive load of 500-L of the object has a followed resistance
of 50 L. Calculate the maximum value of the ac voltage
required at the input.
Average value of load current, $T_{mc} = \frac{7V_{dc}}{R_{L}} = \frac{24}{500} = 48 \text{ mm}$
Hantonium value of load current, $T_{m} = \pi \times T_{dc} = \pi \times 48 \text{ mm}$
 $Hantonium ac voltage required at the input,
 $V_{m} = T_{m} \times (T_{p} + R_{L})$
 $= 150.8 \times 10^{-3} \times 550$
 $= 82.94 \text{ M}$$

de

An ac supply of 230V is applied to a half-view rectifier (4) circuit through transformes of turns ratio 5:1. Ansume the diode is an ideal are. The load resistance is 300 m, Find (a) de autput voltage (b) PIV (c) maximum and (d) average values of Power delivered to the bad. Ard - (a) The transformer Secondary voltage = 230 = 46 V Boted voltage of the transformer Secondary is the Manimum value of Secondary Voltage, Vm=V2x46=65V i de olp voltage, Vac = Vm = 65 = 2017V PIV of a diode = Vm = 650 (ይ) Manimum Value of Load Current, Im= Vm = 63 RL 300 (2) = 0.2174 . man value of Power delivered to the load, $P_{m} = T_{m}^{2} \times R_{L} = (0.217)^{2} \times 300 = 14.100$ (d) The average value of lood current, $I_{dc} = \frac{V_{dc}}{R_L} = \frac{20.7}{300}$ = 0.069 A i. any value of Power delivered to the load $\rightarrow P_{ac} = I_{dc}^{2} \times R_{L} = (0.069)^{2} \times 300 = 1.43 \omega.$

Ð Full wave Rectifier :-Jim AC VON ALL VIII CONTRACTOR pr we Jm. J, 2 Not Jm for end- workers spus It Converts an ac voltage into a pulsating dc voltage using both half cycles of the applied ac voltage. It uses true déodes of which are conduct, during are half-Cycle while the other diode conducts dueing the other half-cycle of the applied ac voltage. Fiß During positive half cycle => D, be Groves possitive of D2 be Groves regative P2 be Groves regative D, Conduct D2 abres not Grouce The load current flows through D; and the voltage drop across R, will be equal to the input voltage. Derry regative half cycle of the inpelt => D, be Gresregative D, does not and ucr The load Current flows through D2 and the voltage drop above R1 well be equal to the input voltage.

0

 \bigcirc

0

)

 \bigcirc

)

(1)
$$V_{0} = \int_{1}^{V_{0}} V_{0} \sin \omega t \quad 0 \le \omega \le \le \pi$$
 where $V_{0} = T_{0} R_{L}$
(1) dc Voltage ξ carried
 $V_{ung}(A) V_{dc} = \frac{\beta earned}{period of the cycle}$
 $= \frac{1}{\sqrt{5}} \int_{0}^{V_{0}} d(\omega t)$
 $= \frac{1}{\sqrt{5}} \int_{0}^{T} V_{0} d(\omega t)$
 $= \frac{1}{\sqrt{5}} \int_{0}^{T} V_{0} d(\omega t)$
 $= \frac{V_{m}}{\sqrt{5}} \left[-C_{0} \omega t \right]_{0}^{T} = \frac{V_{m}}{\sqrt{5}} \left[-C_{0} \kappa + C_{0} 0 \right]$
 $= \frac{V_{m}}{\sqrt{5}} \left[-C_{0} \omega t \right]_{0}^{T} = \frac{V_{m}}{\sqrt{5}} \left[-C_{0} \kappa + C_{0} 0 \right]$
 $= \frac{V_{m}}{\sqrt{5}} \left[-C_{0} \omega t \right]_{0}^{T} = \frac{V_{m}}{\sqrt{5}} \left[-C_{0} - C_{0} + 1 \right]_{0}^{T} = \frac{9 V_{m}}{\sqrt{5}}$
 $I dc = \frac{V_{dc}}{R_{L}} = \frac{2 V_{m}}{\sqrt{7}R_{L}} = \frac{2 T_{m} \beta L}{\sqrt{7}R_{L}}$
 $I dc = \frac{2 V_{m}}{\sqrt{5}} \left[\frac{1}{\sqrt{5}} \sqrt{\frac{5}{6}} d(\omega t) \right]$
 $= \sqrt{\frac{1}{\sqrt{5}}} \int_{0}^{T} \frac{1 - C_{0} 2\omega t}{\sqrt{5}} d(\omega t)$
 $= \sqrt{\frac{1}{\sqrt{5}}} \int_{0}^{T} \left(\frac{1 - C_{0} 2\omega t}{2} \right) d\omega t$

$$= \sqrt{\frac{V_{m}}{2\pi}} \left[(\omega t)_{0}^{R} - (\frac{g_{in} 2\omega t}{2})_{0}^{R} \right]$$

$$= \sqrt{\frac{V_{m}}{2\pi}} \left[(R-0) + (\frac{g_{in} 2R}{2} - \frac{g_{in} 2(0)}{2}) \right]$$

$$= \sqrt{\frac{V_{m}}{2R}} \left[(R-0) - 0 \right]$$

(3) Rectifies efficiency:

$$\begin{aligned}
\mathcal{N} &= \frac{P_{dc}}{P_{ac}} = \frac{V_{dc} \cdot E_{dc}}{V_{ms} \cdot E_{mn}} = \frac{V_{dc} \cdot \frac{V_{dc}}{R_{L}}}{V_{ms} \cdot E_{mn}} \\
&= \frac{V_{dc}}{R_{L}} \cdot \frac{P_{L}}{V_{ms}} = \frac{V_{dc}^{2} \cdot \frac{V_{dc}}{R_{L}}}{V_{ms}^{2}} = \frac{2V_{ms}}{R_{L}}^{2} \\
&= \frac{V_{dc}}{R_{L}} \cdot \frac{P_{L}}{V_{ms}} = \frac{V_{dc}^{2} \cdot \frac{V_{dc}}{R_{L}}}{V_{ms}^{2}} = \frac{(2V_{m})^{2}}{(2V_{m})^{2}} \\
&= \frac{4V_{m}}{R_{L}} \times \frac{2}{V_{m}} = \frac{8}{R^{2}} = 0.812 \\
&= \frac{9}{R_{L}} \cdot \frac{1}{R_{L}} \cdot \frac{1}{R_{L}} = \frac{1}{R_{L}} \cdot \frac{1}{R_{L}} \cdot \frac{1}{R_{L}} \\
&= \frac{1}{R_{L}} \cdot \frac{1}{R_{L}} \cdot \frac{1}{R_{L}} \cdot \frac{1}{R_{L}} = \frac{1}{R_{L}} \cdot \frac{1}{R$$

Ripple Factor:- $V = \frac{(V_r)_{rms}}{V_{dr}}$ (Vr)rms = JVms - VLc $v = \sqrt{\left(\frac{v_{max}}{v_{AC}}\right)^2 - 1}$ $= \int \left(\frac{V_{y}}{1\sqrt{2}} + \frac{\pi^{2}}{4} \right) - 1$ $= \int \frac{\pi^2}{8} - 1 = 0.48^2$ V = 0.482 For F.W.R

(4)

(5) Regulation:
Load regulation Y =
$$\frac{V_{NL} - V_{FL}}{V_{FL}} \times 1007$$
.
live regulation Y = $\frac{V_{FL} - V_{NL}}{V_{NL}} \times 1007$.

Transformer utilisation factor TUF = <u>Pd.c</u> = <u>Vdc Idc</u> <u>other</u> Pa.c(roted) = <u>Vac(roted)</u>. Iac(roted) **(6)** $= 2 \frac{1}{2} \frac{1}{1} \frac{1}{1}$ $\frac{\sqrt{m}}{\sqrt{2}} \cdot \frac{1}{\sqrt{2}} = \frac{8}{\pi^2} = \frac{0.812}{\pi^2}$

$$\frac{1}{10F \circ f} \frac{1}{printing} = \frac{2 \times 70 F \circ f}{10F \circ f} \frac{1}{printing} = \frac{10 \cdot 5F \circ f}{10F \circ f}$$

Ì

্ ৩


Ų

)

Transformer transform (changes) Light ulg to be outge of
Step down transformers (Voltrage has been stepped -down)
5:1
220N 311 a AeV

$$r_1 = m_1 - 3$$
 step due
 $r_1 = m_1 - 3$ step due
 $r_2 = m_1 - 3$ step due
 $r_1 = m_1 - 3$ step due
 $r_2 = m_1 - 3$ step due
 $r_2 = m_1 - 3$ step due
 $r_1 = m_1 - 3$ step due
 $r_2 = m_1$

A contraction				(b)
dis adu af Pruz I - unage "Fander Happed the Gatur, bulker 2 um	Compalision of Red	Holf-wave	full-wave	Bridge
	No.of diodes	F	2	4
	n (efficiency)	A0.6%	81.2%	<u>क्वा - २7</u> .
	Vd c	Vm/T	2 m/ T	2Vm/r
	Voms	Vm/2	vmlsz	Um /52
	f:pplefacts(V)	1,21	0.48	0.48
	PIV	Vm	2 ^V m	Vm
	Form Factor	1.57	1.11	l.j.i
	Peak Factor	2	52	52
	TUF	0,287	0,46	0,81



Advartages of Halt wave Rectifies :-- Simple Circuit - Low Grt Disaduantages of Haltwave Rectifier, - Low rectifier efficiency - Higher ripple factor Low TUF Advantages of full wave Rectifreg: - Equal currents flow through the two halves of the Cardre topped GeCondaly of the paws transformer in opposite directions. Hence de saturation of the Core is avoided. - Higher ripple frequency of Lower ripple factor permits use of cheaper Smoothing filter. - Higher olp voltage, higher olp power of higher TUF. - Higher redifier efficiency. Drow backs of Full wave Rectifies1-- More circuit clements - Higher Cost. - annerts in both the Primary fitre Secondary of the powers toansformer flow to the entire a.c. Cycle & hence to a given pover autput, pover parother of a small Size may be used in Comparision with that in a full wave bectifies. - No Contretap is needed in the transformer, secondary. - Since two diodes all plesent in hiries in each Conduction path, pIV-rating of each diode is only Um. Hence bridge Kecht Aug is highly Suited for High Voltage application. Disadurateges of Bridge Rechificol Four diodes all needed - load resists of the sauce have no common point which may be earthed. - During each falf ajole, two diodes are present in Series in Each Orduction path, PIUrading of each diode is only Um. thra bridge Receipting is highly sustained for

Scanned by CamScanner


for Half of de D1 (F.B) + DA (R.B.) f ve that eyde ON ON DI D3 DI D3 D3 - we that ayou in ve Halt ayche 0 R.B na 0104 FB. 0 1-total of P Vo くう Vac Operation 1-During the five half cycle, terminal Miss & re while the femiral N is -'ve. In this situation diedes Dy & D3 → F·B, aduer Ferninal N D2 3D4 -> R.B, downot Conduct- Current flass along MABEFN. There is a vig drop a cron R. During the sue half lych, terminal M is sive, N is sive, D2 & DA -> F.B, Conducts, D1 & D3 -> R.B -> dores not a duct. Now Current flows along MAEBEN. The current produces a vly drop acron Rc. the Eument through the RL is in have direction in both half cycles. Analysis. '. - $V_{dc} = 2 V_{m}$, $T_{dc} = 2 T_{m}$, $V_{r,m,s} = V_{r}$, $T_{r,m,s} = T_{m}$ N=0.812 Cd) 81.27., V=0.48 $TUF = (TUF)_p + (TUF)_s = 0.812 + 0.812$ 20.812 piv: - It is um for each deode


Scanned by CamScanner

UNIT- III TRANSISTOR CHARACTERISTICS

BJT: Junction transistor, transistor current components, transistor equation, transistor configurations, transistor as an amplifier, characteristics of transistor in Common Base, Common Emitter and Common Collector configurations, Ebers-Moll model of a transistor, punch through/ reach through, Photo transistor, typical transistor junction voltage values.**FET:** FET types, construction, operation, characteristics, parameters, MOSFET-types, construction, operation, characteristics, comparison between JFET and MOSFET.

$$\begin{aligned} \begin{array}{c} \text{Transfitting} \\ \text{Unipoles Junchion Transister} \\ \text{CUIT?} \\ \end{array}{} \begin{array}{c} \text{Bipoler Junchion Transister} \\ \text{CUIT?} \\ \end{array}{} \begin{array}{c} \text{Bipoler Junchion Transister} \\ \text{CUIT?} \\ \end{array}{} \begin{array}{c} \text{Bipoler Junchion Transister} \\ \text{CUIT?} \\ \end{array}{} \begin{array}{c} \text{Unipole Junchion Transister is only \\ \text{migority converses.} \\ \end{array}{} \begin{array}{c} \text{The current conduction is only \\ \text{migority converses.} \\ \end{array}{} \begin{array}{c} \text{The current conduction is only \\ \text{migority converses.} \\ \end{array}{} \begin{array}{c} \text{The current conduction is only \\ \text{migority converses.} \\ \end{array}{} \begin{array}{c} \text{The current conduction Transister (BJT) \\ \end{array}{} \end{array}{} \end{array}{} \end{array}{} \begin{array}{c} \text{Unipole Junchion Transister (BJT) \\ \end{array}{} \end{array}{} \end{array}{} \end{array}{} \\ \begin{array}{c} \text{Construction Transister (BJT) \\ \end{array}{} \end{array}{} \end{array}{} \end{array}{} \end{array}{} \begin{array}{c} \text{The current conduction is biplow missing and majority converses.} \\ \end{array}{} \end{array}{} \end{array}{} \end{array}{} \end{array}{} \begin{array}{c} \text{Biplar Junchion Transister (BJT) \\ \end{array}{} \end{array}{} \end{array}{} \end{array}{} \end{array}{} \end{array}{} \begin{array}{c} \text{Construction Transister (BJT) \\ \end{array}{} \end{array}{} \end{array}{} \end{array}{} \end{array}{} \end{array}{}$$





* The Emitter - Bake Junction is forward bian While The collector-Base Junction is Reverse bialo * The majority comiers will flow from E to B across forward bian function.

- * Because The Base layer is very thin 4 has a high resistance most of these carriers will dittuk across the remark black junction into the collector in the same direction of the minority charges 4 only tiny amount will flow out of the Back Terminal. of current
- * Typically collector currents are of the order of mA While Base currents are MA.
- * Applying Kirchhoff's current law:

* The collector current is comprised of 2 components -> majority & minority * The minority current component is called leatrage current, Ico (Ic with Emitter terminal open).


* So the collector current is

Ic = Icmajority + Icominority

Transistor Configurations:


- 1. Common Bare (CB) configuration
- 2. common Emitter (CE) configuration
- 3. common collector (cc) configuration
- configuration 1. Common Bak

* The Bake terminal is common to both ilp 4 elp. * The ilp is applied blue The Emilter + the bake 4 ofp is taken collector 4 Barc. from



1) cut-off fegins
• Both the junctions are reverse black.
• When the excitor is le is zero.
• When the context is le is zero.
• When the context is le is zero.
• When the calledo-back junction is prevent black , the current due to minority converse flows from the collector to the back is represented at the context of the top the top the back of the collector-back junction is forward black of the collector-back junction of alchorn the top tractack a value large enough to ensure a large shown by heirowhal line.
• At 3E increases, it is increase.
10) Schwahim Regim
• Both junctions factor (A)
• The two ratio of change in collector current to the change in the top cannot of the change in the collector back veloce Ves.
Current Amplification factor (A)
• The two ratio of change in collector ensure to the change in the collector back of the collector back veloce Ves.

$$A_{AC} = \frac{A_{IE}}{A_{IB}} | ves = contact denset is the change is the collector back veloce Ves.
• Comment - Emilter conjeguration:
• Turput is applied by back of Emilter and output is black of the large is black of the by a collector of the by a collector of the by and the set of the set$$



- i) cut-off Region
 - * Both the junctions are remetrix biased.
 - * When the emitter base junction is reverse bialed, the current due to majority camera is IB is zero.
 - * When The collecto-back junction is reverse biased. The current due to minority carriers flows from The collector to emitter which is represented as ICEO.
- ii) Active Region
 - * The Emiller-base junction is forward blacked 4 The collector-base jurchie * As IB is maintained constant, current Ic increases at revente-biate is reverse bialed.
 - vellage Vee increases.
- iii) Saturation Region
 - * Both junctions are forward bland. * When VEE is reduced to a small value such as 0.2 V. the collector ball jundion is actually forward blackd.
 - * It This region, There is a large change in Ic with small change En VEE
- current Amplification factor (B)
 - * It's defined as The change in collector current to the change in base current as constant collector-Emitter Vollage Vee.

$$\beta_{AC} = \frac{\Delta I_C}{\Delta I_B} |_{V \in E} = constant$$

* It only be values are considered

$$B_{DC} = \frac{I_C}{T_B}$$

Relation between & and B


Also, Boc = Ic - @

From ()
$$IB = IE - Ic - (2)$$

Aub (3) in (2) $\beta_{Dc} = \frac{Ic}{IE - Ic} - (2)$

* Divide eqn @ by lebors Numerator 4 Denominator
@
$$\Rightarrow$$
 $\beta_{De} = \frac{Te | Te}{\frac{Te}{Te} - \frac{Te}{Te}} = \frac{Te | IE}{1 - \frac{Te}{TE}} - @$
W H.T. $K_{De} = \frac{Te}{TE}$
Sub \varkappa_{De} is eqn @
@ \Rightarrow $\beta_{PE} = \frac{d_{DE}}{1 - d_{DE}}$
* Tb subscript De is ignored
 $\beta = \frac{\pi}{1 - d}$
Collector Current (Ie):
* Apply Ket to the transistor
 $Te = IB + Ie - @$
* The collector current has 2 components
 $Ie = I_{embjority} + I_{eminority}$
 $Ie = Marie transistors \rightarrow Ie is measured in the 4 Ieo is
Weasured in Ala (co) nA.
Sub eq (D in @)
 $Te = \pi (TB + Ie) + Iee$
 $= \pi Te + \pi (IB + Ie) + Iee$
 $= \pi Te + \pi Ie + \pi e^{-\pi}$
* For general purpose Transistors \rightarrow Ie is measured in the 4 Ieo is
Multer @ in @)
 $Ie = \pi (IB + Ie) + Iee$
 $= \pi Te + \pi Ie + \pi e^{-\pi}$
 $Ie (1-\pi) = \pi IB + Ie^{-\pi}$
 $Ie = \frac{\pi}{1-\pi} TB + \frac{1}{1-\pi} Teo$
 $Ie = \frac{\pi}{1-\pi} (B+I) = 1e^{-\pi}$
 $\beta IB + \frac{1}{1-\pi} Ie^{-\pi}$
 $\beta IB + \frac{1}{1-\pi} Ie^{-\pi}$$


ATT / ATT



near to me value of VEE, The value of VBE approaches 0 4 no back current will flow.

2) Output characteristics.

It shows the relation blue of purrent IE + of prollage Vec for different values of ilp aurent IB.



The figure below shows the various current components which flow across the forward-biased emitter junction and reverse-biased collector junction in P-N-P transistor.




Figure. Current components in a transistor with forward-biased emitter and reverse-biased collector junctions.

The emitter current consists of the following two parts:

- Hole current IpE constituted by holes (holes crossing from emitter into base).
- 4. Electron current InE constituted by electrons (electrons crossing from base into the emitter).

Therefore, Total emitter current $I_E = I_{pE}$ (majority)+ I_{nE} (Minority)

The holes crossing the emitter base junction J_E and reaching the collector base junction J_C constitutes collector current I_{pC} .

Not all the holes crossing the emitter base junction J_E reach collector base junction J_C because some of them combine with the electrons in the n-type base.

Since base width is very small, most of the holes cross the collector base junction J_C and very few recombine, constituting the base current ($I_{pE} - I_{pC}$).

When the emitter is open-circuited, $I_E=0$, and hence $I_{pC}=0$. Under this condition, the base and collector together current I_C equals the reverse saturation current I_{CO} , which consists of the following two parts: I_{PCO} caused by holes moving across I_C from N-region to P-region.

 I_{nCO} caused by electrons moving across I_C from P-region to N-region. $I_{CO} = I_{nCO} + I_{PCO}$ In general, $I_C = I_{nC} + I_{PC}$

Thus for a P-N-P transistor, $I_E = I_B + I_C$

Ebers-

FIELD EFFECT TRANSISTOR:

FET is a device in which the flow of current through the conducting region is controlled by an electric field. Hence the name Field Effect Transistor (FET). As current conduction is only by majority carriers, FET is said to be a unipolar device.

Based on the construction, the FET can be classified into two types as Junction FET (JFET) and Metal Oxide Semiconductor FET(MOSFET).

Depending upon the majority carriers, JFET has been classified into two types named as (1) Nchannel JFET with electrons as the majority carriers and (2) P-channel JFET with holes as the majority carriers.

Construction of N-Channel JFET :

It consists of an N-type bar which is made of silicon. Ohmic contacts, (terminals) made at the two ends of the bar, are called Source and Drain.

Source (S) This terminal is connected to the negative pole of the battery. Electrons which are the majority carriers in the N-type bar enter the bar through this terminal.

Drain (D) This terminal is connected to the positive pole of the battery. The majority carriers leave the bar through this terminal.

Gate (G) Heavily doped P-type silicon is diffused on both sides of the N-type silicon bar by which PN junctions are formed. These layers are joined together and called Gate G.

Channel The region BC of the N-type bar in the depletion region is called the channel. Majority carriers move from the source to drain when a potential difference V_{DS} is applied between the source and drain.

Operation of N-channel JFET:

When $V_{GS} = 0$ and $V_{DS} = 0$ When no voltage is applied between drain and source, and gate and source, the thickness of the depletion regions around the PN junction is uniform as shown in figure.




Figure 3.3: Construction of JFET

When $V_{DS} = 0$ and V_{GS} is decreased from zero. In this case PN junctions are reverse biased and hence the thickness of the depletion region increases. As V_{GS} is decreased from zero, the reverse bias voltage across the PN junction is increased and hence the thickness of the depletion region in the channel increases until the two depletion regions make contact with each other. In this condition, the channel is said to be cutoff. The value of V_{GS} which is required to cutoff the channel is called the cutoff voltage V_C .

When $V_{GS} = 0$ and V_{DS} is increased from zero. Drain is positive with respect to the source with $V_{GS} = 0$. Now the majority carriers (electrons) flow through the N-channel from source to drain. Therefore the

conventional current I_D flows from drain to source. The magnitude of the current will depend upon the following factors:-

- 1. The number of the majority carriers (electrons) available in the channel, i.e. the conductivity of the channel.
- 2. The length l of the channel.
- 3. The cross sectional area *A* of the channel at *B*.
- 4. The magnitude of the applied voltage V_{DS} . Thus the channel acts as a resistor of resistance R given by

$$R = \frac{\rho I}{A} \qquad \dots (1)$$
$$I_{D} = \frac{V_{DS}}{R} = \frac{A V_{DS}}{\rho I} \qquad \dots (2)$$

where ρ is the resistivity of the channel. Because of the resistance of the channel and the applied voltage V_{DS}, there is a gradual increase of positive potential along the channel from source to drain. Thus the reverse voltage across the PN junctions increases and hence the thickness of the depletion regions also increases. Therefore the channel is wedge shaped, as shown in figure.




Figure 3.4: JFET under applied bias

As V_{DS} is increased, the cross-sectional area of the channel will be reduced. At a certain value V_P of V_{DS} , the cross-sectional area at B becomes minimum. At this voltage, the channel is said to be pinched off and the drain voltage V_P is called the pinch-off voltage.


As a result of the decreasing cross-section of the channel with the increase of V_{DS} , the following results are obtained.

- (i) As V_{DS} is increased from zero, I_D increases along OP, and the rate of increase of I_D with V_{DS} decreases as shown in figure.
- (ii) When $V_{DS} = V_P$, I_D becomes maximum. When V_{DS} is increased beyond V_P , the length of the pinch-off region increases. Hence there is no further increase of I_D .
- (iii) At a certain voltage corresponding to the point B, I_D suddenly increases. This effect is due to the avalanche multiplication of electrons caused by breaking of covalent bonds of silicon atoms in the depletion region between the gate and the drain. The drain voltage at which the breakdown occurs is denoted by BV_{DGO} . The variation of I_D with V_{DS} when $V_{GS} = 0$ is shown in figure by the curve OPBC.

When V_{GS} is negative and V_{DS} is increased. When the gate is maintained at a negative voltage less than the negative cutoff voltage, the reverse voltage across the junction is further increased. Hence for a negative value of V_{GS} , the curve of I_D versus V_{DS} is similar to that for $V_{GS} = 0$, but the values of V_P and BV_{DGO} are lower, as shown in figure.

From the curves, it is seen that above the pinch-off voltage, at a constant value of V_{DS} . I_D increases with an increase of V_{GS} . Hence a JFET is suitable for use as a voltage amplifier, similar to a transistor amplifier.

It can be seen from the curve that for the voltage $V_{DS} = V_P$, the drain current is not reduced to zero. If the drain current is to be reduced to zero, the ohmic voltage drop along the channel should also be reduced to zero. Further, the reverse biasing to the gate-source PN junction essential for pinching off the channel would also be absent.



The drain current I_D is controlled by the electric field that extends into the channel due to reverse biased voltage applied to the gate; hence this device has been given the name "Field Effect Transistor".

In a bar of P-type semiconductor, the gate is formed due to N-type semiconductor. The working of the P-channel JFET will be similar to that of the N-channel JFET with proper alterations in the biasing circuits; in this case holes will be the current carriers instead of electrons. The circuit symbols for N-channel and P-channel JFETs are shown in figure. It should be noted that the direction of the arrow points in the direction of conventional current which would flow into the gate if the PN junction was forward biased.




Figure 3.6: Circuit Symbols for N and P Channel JFET

MOSFET:

Metal Oxide Semiconductor Field Effect Transistor (MOSFET):

MOSFET is the common term for the Insulated Gate Field Effect Transistor (IGFET). There are two basic forms of MOSFET: (i) Enhancement MOSFET and (ii) Depletion MOSFET.

Principle:

By applying a transverse electric field across an insulator, deposited on the semiconducting material, the thickness and hence the resistance of a conducting channel of a semiconducting material can be controlled.

Enhancement MOSFET:

Construction: The construction of an N-channel Enhancement MOSFET is shown in figure. Two highly doped N⁺ regions are diffused in a lightly doped substrate of P-type silicon substrate. One N⁺ region is called the source S and the other one is called the drain D. They are separated by 1 mil (10^{-3} inch). A thin insulating layer of SiO₂ is grown over the surface of the structure and holes are cut into the oxide layers, allowing

contact with source and drain. Then a thin layer of metal aluminum is formed over the layer of SiO_2 . This metal layer covers the entire channel region and it forms the gate G.

The metal area of the gate, in conjunction with the insulating oxide layer of SiO_2 and the semiconductor channel forms a parallel plate capacitor. This device is called the insulated gate FET because of the insulating layer of SiO_2 . This layer gives an extremely high input resistance for the MOSFET.

Operation: If the substrate is grounded and a positive voltage is applied at the gate, the positive charge on G induces an equal negative charge on the substrate side between the source and drain regions. Thus an electric field is produced between the source and drain regions. The direction of the electric field is perpendicular to the plates of the capacitor through the oxide. The negative charge of electrons which are minority carriers in the P-type substrate forms an inversion layer. As the positive voltage on the gate increases, the induced negative charge in the semiconductor increases. Hence the conductivity increases and current flows from source to drain through the induced channel. Thus the drain current is enhanced by the positive gate voltage as shown in figure.





Figure 3.7: N – Channel Enhancement MOSFET



The construction of an N-channel depletion MOSFET is shown in figure where an N-channel is diffused between the source and drain to the basic structure of MOSFET.




Figure 3.9: Volt-Ampere Characteristics of MOSFET

With $V_{GS} = 0$ and the drain D at a positive potential with respect to the source, the electrons (majority carriers) flow through the N-channel from S to D. Therefore the conventional current I_D flows through the channel D to S. If the gate voltage is made negative, positive charge consisting of holes is induced in the channel through SiO₂ of the gate-channel capacitor. The introduction of the positive charge causes depletion of mobile electrons in the channel. Thus a depletion region is produced in the channel. The shape of the depletion region depends on V_{GS} and V_{DS} . Hence the channel will be wedge shaped as shown in figure. When V_{DS} is increased, I_D increases and it becomes practically constant at a certain value of V_{DS} , called the pinch-off voltage.

Since the current in an FET is due to majority carriers (electrons for an N-type material), the induced positive charges make the channel less conductive, and I_D drops as V_{GS} is made negative.

The depletion MOSFET may also be operated in an enhancement mode. It is only necessary to apply a positive gate voltage so that negative charges are induced into the N-type channel. Hence the conductivity of the channel increases and I_D increases. The volt-ampere characteristics are indicated in figure.

Comparison of JFET vs MOSFET:

<u>JFET</u>s and <u>MOSFET</u>s are quite similar in their operating principles and in their electrical characteristics. However, they differ in some aspects, as detailed below:

- 1. JFETs can only be operated in the **depletion mode** whereas MOSFETs can be operated in either depletion or in **enhancement mode**. In a JFET, if the gate is forward biased, excess- carrier injunction occurs and the gate current is substantial. Thus channel conductance is enhanced to some degree due to excess carriers but the device is never operated with gate forward biased because gate current is undesirable.
- 2. MOSFETs have input impedance much higher than that of JFETs. This is due to negligibly small leakage current.
- 3. JFETs have characteristic curves more flat than those of MOSFETs indicating a higher drain resistance.
- 4. When JFET is operated with a reverse bias on the junction, the gate current I_G is larger than it would be in a comparable MOSFET. The current caused by minority carrier extraction across a reverse-biased junction is greater, per unit area, than the leakage current that is supported by the oxide layer in a MOSFET. Thus MOSFET devices are more useful in electrometer applications than are the JFETs.

For the above reasons, and also because MOSFETs are somewhat easier to manufacture, they are more widely used than are the JFETs.




Figure 3.11.: Equivalent circuit of UJT

As shown it is n-type silicon bar with connections on both ends. The leads are referred as "B1" and "B2". Along the bar between the two bases , PN junction is constructed between P-type Emitter and N-type Bar. This lead is referred as "Emitter Lead-E". It is the short form of UnijunctionTransistor. t is 3 terminal switching device made of semiconductor materials. When UJT is triggered, I_E increases re-generatively until it is limited by V_E . Here I_E is emitter current and V_E is emitter power supply. Due to this feature, UJT is used in wide variety of applications such as sawtooth generator, pulse generator, switching etc. Device has only one PN junction and hence the term "UNI" in Unijunction Transistor (UJT). The UJT is also known as "Double Based Diode". This is due to the fact that it has only one PN junction. The two base terminals are derived from one single section of diode(or semiconductor material). In UJT, emitter part is heavily doped and n region is lightly doped. Hence resistance between two base terminals is quite high when emitter terminal is left open. The value of resistance is about 5 to 10 KOhm. UJT is a three terminal semiconductor switching device. As it has only one PN junction and three leads, it is commonly called as Unijunction Transistor.

The basic structure of UJT is shown in figure (a). It consists of a lightly doped silicon bar with a heavily-doped P-type material alloyed to its one side closer to B_2 for producing single PN junction. The circuit symbol of UJT is shown in figure (b). Here the emitter leg is drawn at an angle to the vertical and the arrow indicates the direction of the conventional current.

Characteristics of UJT:

Referring to figure (c), the interbase resistance between B_2 and B_1 of the silicon bar is $R_{BB} = R_{B1} + R_{B2}$. With emitter terminal open, if voltage V_{BB} is applied between the two bases, a voltage gradient is established along the N-type bar. The voltage drop across R_{B1} is given by $V_1 = \eta V_{BB}$ where the intrinsic stand-off ratio $\eta = R_{B1}/(R_{B1} + R_{B2})$. This voltage V_1 reverse biases the PN junction and emitter current is cut off. But a small leakage current flows from B_2 to emitter due to minority carriers. If a positive voltage V_E is applied to the emitter, the PN junction will remain reverse biased so long as V_E is less than V_1 . If V_E exceeds V_1 by the cutin voltage V_r , the diode becomes forward biased. Under this condition, holes are injected into N-type bar. These holes are repelled by the terminal B_2 and are attracted by the terminal B_1 . Accumulation

of holes in E to B_1 region reduces the resistance in this section and hence emitter current I_E is increased and is limited by V_E . The device is now in the 'ON' state.

If a negative voltage is applied to the emitter, PN junction remains reverse biased and the emitter current is cut off. The device is now in the 'OFF' state.

As shown in figure, up to the peak point P, the diode is reverse biased. At P, the diode starts conducting and holes are injected into the N-layer. Hence resistance decreases thereby decreasing V_E for the increase in I_E . So there is a negative resistance region from peak point P to valley point V. After the valley point, the device is driven into saturation and behaves like a conventional forward biased PN junction diode.




Figure 3.12: Characteristics of UJT

A unique characteristics of UJT is, when it is triggered, the emitter current increases regeneratively until it is limited by emitter power supply. Due to this negative resistance property, UJT can be employed in a variety of applications, viz. sawtooth wave generator, pulse generator, switching, timing and phase control circuits.

Unit-IV Analysis of Transistar amplifier cht using Hybrid Model? Fig: Shows the Hybrid Model for common emitter configuration. Here, we shall derive Rexpressions for Current gain, input resistance, Voltage gain, OIP résistance & pouve gain. Vs Q J fig: h-parameter equivalent cht of a CE amp The hybrid equations for this configuration are given (1) Nbe = hielsthre Vce Ic = hfe Ib + hoe Vce, (2) AUC $-\frac{1}{(3)} \left(\vdots V_{ce} = J_L R_L \xi I_{L^2 - \frac{1}{2}} \right)$ Nce = - IcRL Seanned by CamScanne

4 (1) current gain (Are). It is defined as the ratio of output carrent to the input current. If the $A_{ie} = \frac{I_L}{I_b} = -\frac{I_c}{I_b} - \frac{I_c}{I_b} = -\frac{I_c}{I_b} = -\frac{I_c}$ Sub. the value of Vce from eq. (3) in(2), we get Ic = hfe Ib - hoe Ic RL ⇒ Ic [Ithoe RL] = hfe Ib => Ic hfe In 1+hoe R (5)Sub (5) in (4), we get Aie = $-\frac{I_c}{I_b} = -\left(\frac{h_{fe}}{1+h_{oe}R_L}\right)$ $Aie = -\left(\frac{he}{1+hoeR_L}\right) \qquad Aib = -\left(\frac{he}{1+hobR_L}\right)$ (2) Input resistance (Rie): It is defined as the ratio of input voltage across the input terminals of the ample (Vbe) to the carront (Ib). Rie = Vbe/Ib (6)Scanned by CamScanner

Sub. the Value of
$$I_c$$
 from $e_{Q}(3)$ in $e_{Q}(2)$, we get

$$\frac{-V_{ce}}{R_L} = hfe I_b + hceVce$$

$$\Rightarrow -Vce [hee+V_{R_L}] = hfe I_b$$

$$\Rightarrow \frac{V_{ce}}{I_b} = -\frac{hfe}{(hee+V_{R_L})} - (7)$$
from $e_{Q}(1)$, we have
$$\left(\frac{V_{be}}{I_b}\right) = hre + hre \frac{V_{ce}}{I_b} - (8)$$
from $e_{Q}(1)$, we have get
$$\frac{R_{ie} = \frac{V_{be}}{I_b} = hre - \frac{hfe hre}{hee+V_{R_L}}$$
(3) $Voltage gain(A_v)$: It is defined as the satis
of old Voltage to the input Voltage.
$$AVe = \frac{V_{ee}}{V_{be}} - (9)$$
From $e_{Q}(4)$, $V_{be} = I_b$ Rice

a free man

5

$$Ave = \frac{V_{ce}}{T_{h} \cdot R_{ie}} = \frac{V_{ce}}{T_{h}} \cdot \left(\frac{1}{R_{ie}}\right)$$
Sub. db. Value of $\left(\frac{V_{ce}}{T_{h}}\right)$ from eq. (7), we get
$$Ave = -\left(\frac{h_{4e}}{h_{ce} + (V_{R})}\right) \cdot \frac{1}{R_{ie}}$$

$$(\frac{1}{4}) \text{ output Resistance}(R_{ce})^{*}.$$
By dopinistion, output seristance in obtained by
setting (ip as shoul chit (ie V_{b2})) is of p as open chit (ie Removin
RL), and now it down the satio of of p valuage to 0/P carent.

$$\frac{V_{ce}}{V_{ce}} = h_{fe}(\frac{T_{b}}{V_{ce}}) + hoe \qquad (10)$$

$$from equ(2)$$

$$T_{c} = h_{fe}(\frac{T_{b}}{V_{ce}}) + hoe \qquad (10)$$

$$from equ(0)$$

$$O = hie T_{b} + hre Vce$$

$$\Rightarrow \frac{T_{b}}{V_{ce}} = -\frac{h_{se}}{hie} \qquad (11)$$

$$from eq.(10) get$$

$$\frac{T_{c}}{V_{ce}} = -\frac{h_{se}}{h_{ie}} + hoe$$

$$\frac{J_{C}}{Vce} = \frac{hoe hie - hve hle}{hie}$$

$$\frac{J_{C}}{Vce} = \frac{hoe hie - hve hle}{hie}$$

$$\frac{Roe = \frac{Vce}{J_{c}} = \frac{hie}{hoehie - hve hle}$$

$$(5) Voltage gain with some zeristance: The ilp ckt with some zeristance: The ilp ckt with some zeristance is the given by
(Ave)_{s} = \frac{Vce}{V_{s}} = \frac{Vce}{Vee} \times \frac{Ve}{V_{s}}$$

$$= (Ave): \frac{Ve}{V_{s}} - (n)$$

$$The current flowing in the cht fig:
$$I_{s} = Vs / (R_{s} + R_{ie})$$

$$\therefore V_{he} = \frac{Rie Vs}{(R_{s} + R_{ie})}$$

$$Whe = \frac{Rie Vs}{(R_{s} + R_{ie})}$$

$$Whe = \frac{Rie Vs}{(R_{s} + R_{ie})}$$

$$Whe = \frac{Rie}{(Rie + R_{s})}$$

$$(Ave)_{s} = (Avg) \cdot \frac{(Rie + R_{s})}{(Rie + R_{s})}$$$$

đ

Scanned by CamScanner Scanned with CamScanner

(6) Current gain with some resistance:
The overall Burnent gain in given by

$$(Aie)_{s} = \frac{T_{ce}}{I_{s}} = \frac{T_{ce}}{I_{b}} \cdot \frac{T_{b}}{I_{s}} = (Aie)(\frac{T_{b}}{I_{s}}) - (I_{b})$$

The modified clut using Norton's equivalent clut
for the source is shown in fig.
From the fig:, $T_{b} = \frac{T_{s}R_{s}}{R_{s}+Rie}$
 $\therefore \frac{T_{b}}{T_{s}} = \frac{R_{s}}{R_{s}+Rie}$
 $(Aie)_{s} = (Aie)(\frac{R_{s}}{R_{s}+Rie})$
Sub.(15) in (14)) we get
 $(Aie)_{s} = (Aie)(\frac{R_{s}}{R_{s}+Rie})$
(7) Power gain: T_{b} is the product of voltage gain
 G current gain.
 \therefore Pawagain(Aie Ave Aie)
 (P_{c}) Overall Pawa gain $= (Ave)_{s} \cdot (Aie)_{s}$

- 1

I Methods of Transistor Biasing. 1. Fixed Bias (as) Base Resistor Method: A common-comitter amplifier Using a fixed-bias Circuit is shown in fig: The dc analysis of the circuit yields the following equation. Vcc = JBRB+VBE RAL I IB = Vce-VBG RR VCE Since this equation is Independent of the current Ic, dIs/dIc=0 and the Stability bactor given in fig reduces (big: fixed bias ckt 1:52-TAB S=1+B 1-BdFB dI Since Bis large quantity, this is a very poor bias stable circuit. The advantages of this method are (i) Simplicity (ii) Small nember of components required. > Analysis: Applying KVL for the collector Okt Vec=JcRc+VcE

9 Vcc 2. Emitter-Feedback bias: The emitter-feedback bras network \$RB 1IB shown in fig · contains an emitter sesistor for imploving the stability level over that of the fixed-bias 32 Configuration. RE Analysis Applying KVL for ilp cht, fig: Emitter Feedback bias ... we get VCC=IBRB+VBE+JERE = TB+ TC Vcc > IBRB +VBE + (B+TC) RE > VCC = JB (RB+PE) + VBE + Jele NCC-VBG RB+RE i dIB RE dIA F REtRE Stability factor 5= Since 1+BRE >1, SZ1+B-Scanned by CamScanner

It is Note that the value of the Stability factor Sis-always lower in Emitter feed back black circuit than that of the fixed-bias circuit. Hence, it is clear that a better thermal stability_ can be achieved in this bias ckt than fixed bias cht Applying KVL for olp ckt, we get Vac = Jake + Vae + JE RE Je= Vee-Vee-Jele VCE: VCC - JERC - JERE 3. Collector to base bias (or) Collector-feedback bias: - A common-emitter amplifier Using ERCA (Jet JB) collector-to-base bial circuit is RB shown in fig. This cht is the MA A IC simplest way to provide some degree of stabilization to the amplifier operating point. JR The Analysis fee iff & fig:collector to have bias olf ckti Vcc= (IB+Ic) Rc+ IBRB+VBE Scanned by CamScanner

Va=JB(Bathe) + JeBe + VBE VCC-VBE (BetRS) RC TB Rethe dic t# This value is smaller than (1+B). But the CKE plovides a -ve feedback & Reduces the gain of the amplitude. S= the amplifier 4. Collector & Emitter beedback bias: The cit of base with collector & emitter Jeedbacks is shown in fig Using RE, the cit feedbacks is shown in fig sensitivity to changes AVEC (JC+J8) CKt Avalapsis: AB Applying KVL to the CE we get B Vec = (Ict IB) Ret IBR + VBE 3FE +IERE +VBETIERE = JeRe+ Jy(

diff. wirt Ic ; we get Retter + dIB (Ret-RB F. dVBE . dvrc $I_{B} = (R_{e} + R_{e})$ RCTRB B(dIR RCTRE 1+3 10th De 2 gralsa Thus, it planides 5/17B Voltage Divider Bias (or) Self Bias: A very commonly used biasing it self-bias. The clet arrangement is shown in fig. The this method two relistances R. E. R. are connected across supply voltage vac & Plovide biasing.

CKE Analysis. tVcc To Analyse apply the Therening theorem & the equinity CK+ is shown in fig. RC I R Ŧρ 'CE From the fig, we have vin I, VBE' ≥R_F ZR2 Life TBRID $\left(\frac{R_2}{R_1+R_2}\right)$ Vcc 619. Voltage diveder biosch $\frac{R_{Th} = R_1 R_2}{R_1 + R_2} = \frac{1}{R_1 + R_2}$ Vee R Rm M Applying XVL to the VCE FB Vn base emitter ext, we have 3RE V-TH = IB RTH +VBE + IERE by Thevenin's egt CEt ··· JE~IC · VTh 2 JBRTH + VBE + JCRE diff. w.r.t Jc, we get 0= dIB Rat Ot RE

RERTH sility factor \$= B d IB HB 1+B-RE If REIRIN Very Small then S'appeal which is best for S. Problems En: Design a fixed bias cht Using Si bansistar with following specifications Vac LIGV, VBE=0.7V. VCEQ = 8V & Icq - 4mA & B=50. Sol: Given data: For Si translator VBE = 0.71 Vro =16V VCEq = 8V Icq-4mAq To Find RB & Rc: B=50

Apply the KVL to Collector RedIT ŚR8 emitter ckt, IB VCC = JCRC = VCE => RC= VCC-VCE figi Blackt Fixed 16-8 - 2KJ 4×103 And we have R= Ic Io $= \frac{T_{c}}{B} - \frac{4 \times 10^{3}}{50} = 0.08 \times 10^{3} \text{ A}$ 60.08mA (01) = 80 MA Now Apply the KV2 to ip ckt, Vcc IBRB + VBE Vcc-VBE TB >>RB 7 16-07 0:08×103 = 191.25 J

High sig RB = 191.25 KJ RC = 2KJ the Traw overs 1 > Bias Compensation. Compensation techniques uses temperature Sensitive devices such as diodes, transistors, thermistors, sensistor etc to compensate for the variation in corrents. (i) Diode compensation against VBE Variation: A diade may be used as compensation element for Variation in VBE. (2000) Fig: Shows the act of Self-bias Stabilization technique with a diade compensation for VBE. Diode D'used here is of same material & type as the translator. Diode D' is forward biased by the source VPD & RD. + Vcc RC Hence, the voltage VD accoss the Vin diade has came temperature effect as NBE of the transistor. TOD fig: Self bias with dial

Using Atterenins Equ ckt, analysis as follows. MA. $V_{Th} = J_B R_{Th} + V_{BE} + J_E R_E V_D$ $V_{Th} = J_B R_{Th} + V_{BE} + J_E R_E V_D$ $V_{Th} = J_B R_{Th} + V_{BE} + J_R R_E R_D$ $\implies I_{C} = V_{Th} - F_{B}[R_{Th}+R_{E}] - [V_{BE} - V_{D}] + 4 = J_{VD}$ RE big: The venins equi cht Since Variation in VBE with temperature is. the same as the variation in VD with temperature hence the quantity (VBE-VD) lemains constant. So, the correct Ic remains Constant inspite of the Variation in VBE 2. Didle Compensation against Ico Variation: Fig: Shows the chet of transistal angle with diode D' used for compensation of variation in Ico. The diode D & the transistor of are of

He same type & same material. So, the reverse saturation current Io of the diode will increase with temperature at the same rate as the transistar collector saturation current Ico. Didde Dis Reverse biased by VBE. We know that, from fig: IB = I-I0 9 trac q we have Ic= BIB+(+B)IG \$R \$R \Rightarrow $J_c = \beta(I - J_o) + (i + \beta)J_co$ J_B q ≥ Jc= jsI-BIO+(+B) Jco D 4 Jo in big: Transistor amplijti with Diode compen if B>>1 with Diode compen-box Ico ··· Ic= BI-BFo+BFco Ic= BI+B[Ico=Fo] In above expression, (Ico-Io) is constant & hence Ic remains same. gtvce (3) Thermistor Compensations RR, RC Fig: Shows the Self bias CKt with thermistor (RT) RE ARE actors BG Emitter. Thermistor hars a ve temperature Coefficient of resistance. i.e., its

Repistance decreases with indease in tempelature.

When temperature increases, Ry decrease & current blow increase through it, thence FB decreases - 'So, Ic is controlled constant.

4. Sensistor Compensation:

Fig: show the Sensistor Compensation Clat with Rs.

Sensister has a tre temperature Coefficient of resistance: i.e., its resistance & Indease's with Incluse in temperature.

SRI, SRE when temperature increases; Rs increases & current flowing through it decreases, So, fig: Sensistor Compensation FB also decreases, hence Ckt. Fe remainse same.

SPCIE

BARE

Nr.

UNIT-4

REQUIREMENTS OF A BLASING CIRCUIT :-

→ The E-B fn must be f.B (0.6V to 0.7V) & C-B fn must be R.B. I.e., the tr must be operated in the middle of the active region or Q-Point the active region or Q-Point the active region.

→ The clet design should provide a dogree of temperature stability. → The Q-Point should be madeindependent of tr. parameter (euch 02 p).

To maintain the Q-point stable by keeping Ic, & VCE constant to that the tr. will always work in active region, the following techniques are normally used (i) stabilization techniques.

(ii) compensation techniques.

Stabilization techniques refer to the Use of reflective bialing chits which allow Is to vary so as to keep Ic modively const with Variation in Ico, B, and VBE. > Compensation techniques refer to the use of temp - centitive devices

such as diodes, transistors, thermistors etc. which provide compensating Voltages & currents to maintain Q-point stable.

** Stability Factors :-

- → Stabilization technique give different biaring clete which are discussed in the following sections. In order to compare--the stability provided by these alter, one term is raised called stability factor, which indicates the degree of charge in Q - point due to Variation is temperature. Since there are three Variables which
 - are temp. dependent, we can define three stability factors as below:

(i) $S = \frac{\partial T_c}{\partial T_{co}} |_{VBE}$, β const $\frac{\Delta T_c}{\Delta T_{co}}$

- (11) $S' = \frac{\partial I_C}{\partial V_{BE}}$ (or) $S' = \frac{\Delta I_C}{\Delta V_{BE}}$ $\frac{\partial V_{BE}}{\partial V_{BE}}$ Ico, β const ΔV_{BE}
- (i) $S'' = \frac{\partial I_C}{\partial \beta}$ (or) $S'' = \frac{\Delta I_C}{\Delta \beta}$ Ico, VBE const $\Delta \beta$
- → Ideally, stability factor should be perfectly zero to keep Q-point stable.
- -> Practically stability factor should have the value as min. as possible. Inernal stability of a cht 's assessed by deriving a stability factor, S.

Scanned with CamScanner

24

The total change in the Ic due to change in Ico, VBE & Bre is given by, AIC = SAIC + S'AVBE + S'AB. Mathematical Expin for Stability factor :-The stability factor is expressed as the rate of change of Ic with respect to revenue saturation current while keeping The CE-current gain 'B' and Bake current 'I'B as const. Mathematically, the stability factor may be stated as

$$S = \frac{dI_c}{dI_{co}} |_{\beta \leq I_B = const}$$

The stability factor is is a measure of bias stability of a transidor ext. It may be observed that higher the value. of stability factor, poor is the stability.

* Derivation :-Since, the value of collector current in a transistor is given as $I_{c} = \beta I_{B} + (1+\beta) I_{cn} \rightarrow ($ Here, IC = BIB Collector Current

IB = Base current.

in

Ico = Revuse Saturation correct B = CE current gain. Differentiating (1) w.r. to Ic $1 = \frac{d}{dI_c}(\beta I_B) + \frac{d}{dI_c}(1+\beta)I_{co}$ Assuming is as const, we have $1 = \beta \frac{dT_{\beta}}{dT_{\alpha}} + (1+\beta) \cdot \frac{dT_{co}}{dT_{c}}$ $= \beta \cdot \frac{d\Gamma \beta}{d\Gamma} + (1+\beta) \cdot \frac{1}{\zeta}$ X'y with 's' on B.s ("S = dIc) (Or) $S = S \cdot \beta \cdot \frac{dT_B}{dT_C} + (1+\beta)$ $S\left[1-\beta(\frac{dIB}{dTC})\right] = 1+\beta$ $S = \frac{1+\beta}{1-\beta \left(\frac{dI_{B}}{dI_{c}}\right)}$

(25)

The above exp n for stability factor
is a general exp n for any biasing ckt
stability factor for CE config'n:-
For CE, Ic is given as
Ic =
$$\beta I_B + (1+\beta) I_{CO}$$
.
But S = dIc
dIco βg I_B = const.
Diff w.r.to Ico
 \Rightarrow dIc = 0 + (1+\beta) Ico
 \Rightarrow dIc = 1+\beta
For ex: if $\beta = 50$, $S = 51$.
indicates that Ic changes 51 times change
In Ico. Hence, inCE, Ic dependence on


Ice which in turn depende on the 26 temperature.

. CE blas Stabilization & of utmost importance. to improve the stability factor.

Methods of transitor Blasing: Tieve are 4 methods of transitor biastop which are most witholy used: (D) Fixed bias (2) collectors to base bias

(3) Self-bias (01) Voltage divides Bias (4) Emitter Bias.

The fig shower a fixed blar ext. The fig shower a fixed blar ext. To this clet two d.c. batteries Nor & Vec are used. The battery Nor is a low value battery & Vec is a high value battery.




(b) fixed bias ckt with single battery.

- The fixed bias cht may be replaced with more practical cht in which a single supply Vcc is used. To this cht, both the base and collector refistors are connected to the fide of ballery Vcc as shown in fig. (b).
- The is the simplest dic bias configuration. For the dic analyte we can replace capacitor with an Oic bicoz the reactance of a capacitor for dic is


 $X_{c} = \frac{1}{2\pi fc} = \frac{1}{2\pi (0)c} = \infty$

The dic equivalent of a fixed black chil as shown is



D.C. Analysis Now, we will find the value of dic blas voltages & currents in the base & collector portions of transistor.

of the fixed bias circuit. Nece Base circuit:




Applying KVL for the ip side, 27 we get

$$V_{cc} = I_{B}R_{B} + V_{BE}$$
(1)
(or) $I_{B}R_{B} = V_{cc} - V_{BE}$

The Values of Voltages Vec & VBE are fixed, therefore Value of IB depends on the base resistor RB. For Simplification, we may neglect the Value of VBE b'coz it is Small.

Hence, $I_B \approx \frac{V_{cc}}{R_B} - (3)$



Considering the old portion of the fixed bias ckt, Applying KVL for old Portion Ic Rc + VCE = Vcc

(or)
$$V_{CE} = V_{CC} - I_C R_C - H$$
)

The collector current 'Ic' is given by the relation.

 $T_{c} = \beta I_{B} + T_{000} - (5)$ Putting the value of I_{B} , (5) (3) in (5)

$$\therefore I_{c} = \beta \left(\frac{V_{cc}}{R_{B}} \right) \qquad (6)$$

From Q-Poin

The Ic is β times greater than the base current and doesnot depend upon the collector - resistor. Hence, Q - point for fixed - bias ckt is $Q \equiv (VcE, Ic)$ where $VcE = Vcc - Ic \cdot Rc$ and $Ic = \beta IB = \beta (\frac{Vcc}{RB})$.

From Q-point, it may be observed that the values of collector current Ic and collector - emitter voltage depend upon the value of 'B' which is two depends strongly on temp. It means that Q - point will change with change in 'B' due to Variation in temp.

This shows that a stable Q-point cannot be achieved in a fixed blas c.t.t.

Stability Factor for Fixed-Bias ckt:

Stability factor
$$S = \frac{\beta + 1}{1 - \beta \left[\frac{dIB}{dIC} \right]}$$

In fixed bias dIB =0 bcoz IB. dIC is Independent of IC.

Hence,
$$S = \frac{B+1}{1-B(0)}$$

 $S = B+1$

If B=100 -then S=101. So, Ic Changer 101 times for any change in Ico Due to large value of 'S', stability is poor.

TRANSISTOR BHASING AND THERMAL STABILIZATION S-

BLASING 5-

The basic function of a transition is its amplification. For faithful amplification (amplified magnitude of a signal w/o any change in shape), the following conditions must be satisfied. (i) The Emitter-base junction should be f/w blased. (ii) The collector-base junction should be reverse blased. (ii) The collector-base junction should be reverse blased.

The proper flow of Zero signal collector current (proper eperating point of transfector and the maintenance of proper collector - emitter voltage during the pakage of signals as transistor brazing. When a transmittor is not properly brazed, it works inefficiently & produce distortion in the 0/p signal. Hence a transistor should be brazed properly. Transistor is brazed efftue with the help of battery or associating a circuit with I ransistor. The latter method is generally employed. The circuit used with transistor is known as brazing Circuit.

STABILISATION :-

The maintenance of stable operating point is known as

Firstly, many of the transistor parameters are markedly timperature sensitive. Secondly, when a transistor is replaced by another of same type, then there is a spread in the values of transistor parameters. The problem of operating point instability is not faced in case of vacuum tubes. The reason is that the parameters are almost independent of working temperature and it is also possible to manufacture tuber with identical charactuistice. So, stabilization of the operating point is necusary due to the following reasons:remp > Ico (a) Temperature dependent of IC VAE P (b) Individual Variations and (c) Thermal Runaway (a) Temperature dependence of Ic: - The instability of Ic is caused by the following three sources: (1) The collector leakage current I co is greatly influenced by temperature changes. The Ico doubles for every 10°C rise in temperature. (ii) Increase of β with increase of temperature. (iii) Variation of VBE (Base to Emitter Vottage) with temperature. Here it should be remembered that VCE also changes with temperature but the change is very small. Hence, Ic is almost independent of VCE. (b) Individual Variations:

When a transietor is replaced by another transietor of the same type, the value of <u>B</u> and <u>VBE</u> are not exactly the same thence, the is the <u>operating point</u> is changed. So, it is necessary to stabilise the operating point irrespective of individual Variations in transietor paraméters. Thermal Runaway:-

Repending upon the conclauction of a transistor, the collectar junction can withstand a <u>max. temp.</u> The range of temp is between <u>60°C to 100°C</u> for Ge transition and <u>150°C to 225°C</u> for SI transitor.

If the temperature increases bayond this range thes transister burns out the increase is the collector function temperature is due to thermal runaway. When the collector current flows in a transictor, it is heated i.e., its temperature increases. This further increases the transistor temperature. Consequently, there is a further increase in transistor leakage current. The action becomes cumulative, and the transistor may immediately burn out. This cell-destruction of an curstabilized immediately burn out. This cell-destruction of an curstabilized interfactor is known as thermal runaway. The following techniques are used for stabilization: The following techniques of the technique uses a resistive biasing circuit which permits such a Variation of base current Is as to maintain Ic almost constant inspire of Variation of Ico, B and VBE.

(ii) <u>Compensation Techniques</u> 5 In this technique temperature (iii) <u>Compensation Techniques</u> 5 In this technique temperature devices such as diodes, transistore, thermistors etc. Sensitive devices such as diodes, compensating Voltages and are used. Such devices produce compensating Voltages and currents in such a way that the operating point is maintained stable.

STABILITY FACTOR :-

n

0

The stability factor 's' is defined as the rate of change of collector current Ic with respect to the reverse Saturation current Ico, keeping B and VBE Constant i.e.,

(iii)
$$S'' = \frac{\partial f_c}{\partial \beta} |_{fco}$$
, V_{BE} constant $= S = \frac{\Delta \beta}{\Delta \beta}$
Since, there are three Variables which are temp dependent,
we can define three Stability factors as below above.
Key Point:-

1. Ideally, stability factor should be perfectly zero to keep operating point stable.

d. Practically stability factor should have the Value as minimum as possible. Thermal stability of a circuit is assessed by defining a stability factor, 's'. Stability Factor is' :-

For a CE Configuration collector current is given as $I_C = \beta I_B + I_{CEO}$

or $I_{c} = \beta I_{B} + (1+\beta) I_{cBO}$ When I_{cBO} changes by ΔI_{cBO} , I_{B} changes by ∂I_{B} and I_{c} changes by ∂I_{c} . So this eg'n becomes, $\partial I_{c} = \beta \partial I_{B} + (1+\beta) \partial I_{cBO}$


$$I = \beta \frac{\partial IB}{\partial Ic} + (I+\beta) \frac{\partial I_{cB0}}{\partial Ic}$$


$$I - \beta \frac{\partial IB}{\partial Ic} = (I+\beta) \frac{\partial IcB0}{\partial Ic}$$

$$\frac{\partial IcB0}{\partial Ic} = \frac{I - \beta(\partial IB/\partial Ic)}{(I+\beta)}$$

$$S = \frac{\partial Ic}{\partial IcB0}$$

$$S = \frac{(I+\beta)}{I - \beta(\partial IB/\partial Ic)}$$
This eq'n can be considered as a standard eq'n for deviation for stability factors of other biasing etts.






If $I_b = 30 \ \mu\text{A}$ is set by the biasing circuit, then the intersection of 30 μA and low line *i.e.*, a point *Q* in fig. (3) gives the *operating point*.

mall Signal Amplifiers

A.C. load line.

The a.c. load line is a line on the output-characteristics of a transistor circuit which When the base current is changed in d.c. bias, the collector current and collector gives the values of I_c and V_{ce} when signal is applied. voltage both change. Now the operating point shifts on d.c. load line. Actually this happens when a.c. signal is applied to the transistor. Now the question is that whether the a.c. load line is the same as d.c. load line. To understand this question, let us first consider the d.c. and a.c. equivalent circuits of a transistor amplifier. In case of d.c. equivalent circuit, no signal is applied and all the capacitors look like open circuits. Thus to draw the d.c. equivalent circuit, we open all the capacitors and reduce all the a.c. sources to zero. The d.c. equivalent circuit of a transistor amplifier is

shown in fig. (4a).




For a.c. equivalent circuit, only a.c. conditions are to be considered. In this case, the variation's are so fast that the capacitors may be treated as short circuits. Moreover we need not consider the d.c. supplies. So in order to draw a:c. equivalent circuit, we reduce all the d.c. sources to zero and short circuit all the capacitors. The a.c. equivalent circuit is shown in fig. (4b). It is obvious from fig. (4b) that the resistor R_{c} comes in parallel with the load R_{L} and forms the a.c. load for amplifier. Now the variation in collector current and voltage are seen with the help of a.c. load line corresponding to this a.c. load. Hence a.c. load line is different from d.c. load line. Now we shall explain the procedure for drawing the a.c. load line.

As regards a.c. signal, the transistor amplifier a.c. load R_{ac} is given by

$$R_{\rm ac} = R_C \parallel R_L = \frac{R_C R_L}{R_C + R_L}$$

From fig. (4b), maximum collector-emitter voltage = $V_{ce} + I_c R_{ac}$. This locates a point C on collector emitter voltage axis.

Maximum collector current = $l_c + V_{ce} / R_{ac}$. This locates a point D on collector current axis.



The slope of load line is given by $\tan \alpha = \frac{OD}{OC} = \frac{[I_c + (V_{ce}/R_{ac})]}{[V_{ce} + I_c R_{ac}]}$ $= \frac{[I_c + (V_{ce}/R_{ac})]}{R_{ac} [(V_{ce}/R_{ac}) + I_c]}$ $=\frac{1}{R_{x}}$

Example 1. In a transistor amplifier, $R_C = 10 \text{ K}\Omega$, $R_L = 30 \text{ K}\Omega$ and $V_{CC} = 20 \text{ V}$. The value of R_1 and R_2 are so as to fix the operating point at 10 V, 1 mA. Draw the d.c. and a.c. load lines. Assume Re is negligible.

D.C. load line For d.c. load line we require two end points viz. maximum V_{ce} point and maximum Ic point.

Maximum $V_{ce} = V_{CC} = 20$ V. This locates a point B on V_{ce} axis.

Maximum $I_c = V_{CC}/R_c + R_e = 20/10 \text{ K}\Omega = 2 \text{ mA}$. This locates point A on I_c axis. A.C. load line. In case of a.c. load line,

$$R_{ac} = \frac{R_C R_L}{R_C + R_L} = \frac{10 \times 30}{10 + 30} = 7.5 \text{ K}\Omega$$

Now maximum collector emitter voltage

 $= V_{ce} + I_c R_{ac} = 10 + 1 \text{ mA} \times 7.5 \text{ K}\Omega$

= 10 + 7.5 = 17.5 V

This locates a point D on V_{cr} axis Maximum collector current

$$= l_{c} + \frac{V_{ce}}{R_{ac}} = 1 \text{ mA} + \frac{10 \text{ V}}{7.5 \text{ K}\Omega} = 1 \text{ mA} + 1.33 \text{ mA}$$
$$= 2.33 \text{ mA}$$

Field Effect Transfetors

The field effect transfelos le a SemiConductor devloc which depends for its operation on the Control of current by Í electric -field. There are two main types of field effect transisters the Juriction field effect transistor (JFET) & the metal Excide Semiconductor (MOS) feeld effect Transister (MOSFET) The advantages of FET over the Convertismal transister 1. Its operations depends up on the flow of majority are: carriers only 2. It is immune to rediation 3. It exhibits a high ip revistance 4. It is loss noisy than biptar in tranister 5. It exhibits no effect Vettage at voor drain 6. It has thermal stability it has relatively small gain - bandwidts preduct Demerit :in comparison to transister La Stands for field effect transister. It is a three terminal weight State device. In FET current is Controlled by electric field. Following are standard FET Notation Source: The source & is the terminal treaugh which the majority carriers enter the bar. Conventional current enleting the bar at S is designated by Is.


Draim> the dealer D is the terminal through which the majority carries base the bases denoted as 20 VDB is deain to Source Vottage majority Grate: Heavily doped regions of acceptor impositions have been formed on both Sides of ntype bar by allowing, by diffusion or by any other procedure available for creating P-n jn. These Propulity regions are called the gate G1. The vottage applied bet the arte G & Source & in the dimection to reverse bies the pm in is designated as VGB. Current Es IG. Channel: - in ntype material the region bet two gate regions is the channel through which the majority carriers more from Source to drain. FET (field effect transister) dessifications METAL ONDE SEMICONDUCTORFET Junetion FET (JFET) (MOSFET/IGIFET) or Insulated gate FET pchannel E- ONLY MOSFE; Nchand DEMOSFET (enhancemen) (depletiro) VDD top G n France pchannel pchannel 4VDI 6S ØS Nchannel DUDP -VDD DI +VDP S S ø۶

Construction and characteristics of JFET's.

The basic Constantions of the richanniel JFET is shown 2 Enflg. ohmic contacts , Drain (D) Grate(61) Schand depletion bource(s) stype material forms the channel between the 2 embedded layers of heavy doped ptype material. The top of the ntype channel is connected through an obmic contact to a terminal referred to as the Drain (D), while the lower end of the same material is cornected -twough an ohmic Contait to a terminal referred two ptype materials are connected together to as the Source(s). and to the gate (G1) terninal. In the obsence of any applied potentials the JFET has 2 P-n junctions under no bias Conditions. The great is depletion region at early j'm. Depletion region is that region void of free Corriers and ... unable to Support Conductions through Dates analyogy provide a Sense for the JFET Control the region. at the gate learning Gate & # Drain

The Source of water pressure can be limked to the applied Voltage from draim to Source that will establish a flow of water (electrons) from the Source. The gate through an applied Signal Controls the flow of water to the drain. Vare 0 V, VDS Some positive Value. Vare 0 V, VDS Some positive Value. A the Vollage VDS has been applied across the terminal channel & the gate has been connected directly to Source to establish the Condition V_{GS}=0V. The result is gate & Source terminals at the same potential & and a depletion region in the low end of each plype material Semilar to the distribution of the no bias Conditions of above fig.

The instant VDs is applied, the electrons will The instant VDs is applied, the electrons will be drawn to the draim letinimal establishing be drawn to the draim letinimal establishing Conventional current ID with the direction in fig



The deals & source currents are equal $I_D = I_S$.

The depletion regions is wider near the typ of both ptype materials. The reason for this charge in. whatts of the region is best explained as + =21. 01 Assame a uniform recistance in the nchannel, the revistance of the channel can be broken down to the divisions appearing as in flg. The Current ID will establish the Veltage Levels through the Channel as indicated. The result is that the upper spegion of the ptype material is neverse braved by about 1.50 with the Lower region only reverse The fact that the prigm is RB for the length of biared by 0.5V the channel results in a gate current of O'ampors. of the Voltage VDS is increased from 0 to a few i.e $\frac{1}{G} = 0.4$ will increase and plot of ID V& VDS Velts, the current. Saturation Level will appear as. Encreasing veristaries JUV Ipss due to recoving channel +nchand resistance

> Scanned by CamScanner Scanned with CamScanner

3

For low values of Vos the resistance is exantially constant. As Voe Encreases & approches VF the depletions regions will widen which reduce the channel width, The reduced path of conduction acument the resistance to Encrease. & Curves Pro- Ha The more horizontal the curve, the higher the resultance which approches as in honizontal region. If VDB B Encreared to a level votiere it appears tous depletions regions would "touch" -thise cirilition is referred to as princh off will result. VDS Know Called as pinch Uff Vollage in Vp > pinchoff VDS=VP S from the fig ID = 0 A but hardly. Is this care & To maintains a Batualtoo level defined as IDS= Even though VDS > Vp the depletion regions will increase Even though VDS > Vp the depletion regions will increase En length along the channel but the level it] D remains essentially the Same. :- Ipss = max drain current & is defined by Current Source. Conditions VGB = 0 V & Vps > [Vp]

2]· Ves<01 is the Controlling Voltage of JFET. The gate terminal Vottage is sat at Lower & Lower potentials Levels as Compared to Source. The effect of applying -ve bias Vors is to establish depletions regions Similar to those obtained with VGS=0V but at lower levels of VDS. Saturation level will nearh at Lower Lind of Vps er pinch off. break down Total charif Saturation Teg J siegion В محتركر 2 6 5 4 3 -21 2 G.S=-3V V = 4V = VP 20 25 Vas(U) 15 LO Ð L + + = Vp for Vgs = 0 ->Vg Leeus of pinch off values. : Linear charecteristic Ort: chunic tregiten JFET Ebuy.s ohmslaw. behaves & recister pt A Known as Knee AB:- ID încreares with încreare of Vps at inverse square low rate up to pt B. Bis Called plach the pt BC: pinch eff region: amplifier region JFET operates as a Constant current Source tere gate charved j'm is RB by VDS. Since Vor50 -: In Can be given by Scheekley's eq" as

$$\begin{split} & T_{D} = T_{DSS} \left[1 - \frac{V_{BS}}{V_{P}} \right]^{L} \\ &= T_{DSS} \left[1 - \frac{V_{BS}}{V_{BS}(UH)} \right] \\ & Break down Tregion: * \\ & The Varia I function of function to pt C this region to find the Varia are C is break down Variage obtained. The Variage are C is break down Variage Bayond this Variage Jp (increases enormously be cause Bayond this Variage Jp (increases enormously be cause if the process of the process of the variable of the process of the pro$$

Transfor chare deristics The linear relation Ship does not exist bet the ofp & 5 -Sp quartities of JFET. . The relation bet ID & Vors is given as $\hat{\mathbf{I}}_{\mathbf{D}} = \mathbf{I}_{\mathbf{pss}} \left(1 - \frac{V_{\mathbf{S1s}}}{1/p} \right)^2 - \left(1 - \frac{1}{1/p} \right)^2 - \left(1 - \frac{1}{$ The transfer curve can be obtained using drain chareoteristics as IDA ID(and) IDSE V_{GS}=0¥ 7 V63=-1V 6 4 4. V615=-2∀ ŝ $V_{GS} = -3^{\vee}$ $V_{GS} = -4^{\vee} = ^{\vee}p.$ $V_{DS}.$ 15 20 25 ί٥ -2 V_{GJ} (v) > ID =0 mA, NGIS=VP 1) When VGS=04, ID=IDSS The drain charecleristics relate 9/p quantily to another 2) VGS = VP, ID = 0 mA. where as transfer charecteristics are a plot of op output quartily current Vs an Emput Controlling quantity (Vors) . bransfer from i/p to 9/p Variables. Derivate 1 wort V we get $\frac{\partial I_{DS}}{\partial V_{GS}} = -\frac{2I_{DSS}}{V_0} \left(1 - \frac{V_{GS}}{V_p}\right) - 2$ Ketgmo = -2 IDES > gm for Kys=0V



- gran = grave (1 - Vore) -form () $\begin{pmatrix} 1 - \frac{V_{OLS}}{VP} \end{pmatrix} = \int \frac{P_{OLS}}{2r_{OLS}}$ am = gmo i These $\frac{\partial f}{\partial m} = -\frac{2\Gamma_{DSS}}{VP} \times \left(\frac{\Gamma_{DS}}{\Gamma_{DSS}}\right)$ eqn () Can also be written as Nons = Vois(off) [1-,] Svottage at which charvel is cutoff. FET parameters Drain Resistance rid a.) Nd = $\frac{D V_{DS}}{D I_D} |_{V_{GS}} = Censt$ Nd vanges fritm lot of to 50+0 Trans Conductance gm b) qm = <u>DID</u> SVGS Vns=const g -> 2muto 6mu c) <u>Amplification</u> factor M H= DVDS DVas Jo Const $\mathcal{H} = \frac{\Delta V_{\text{DS}}}{\Delta I_{\text{D}}} \cdot \frac{\Delta I_{\text{D}}}{\Delta V_{\text{fs}}} = \mathcal{H} \cdot \mathcal{G}_{\text{fm}}$


Applications JFET i) RF Amplifiers, FM tures 2) used in cascade amplifiers. & test equipment for its low Cin (Anyout Capacitance) 3) Oscillator etts for low freq deift 4) FM & TV receivers. 5) digital exts in Computers because of small size 6) buffer in measuring insteument for its high i/p împedance & low t/p impedance 7) Vottage Variable revistor 8) it has -ve temp coefficient of veristance.

Ć

MOSFET Ŧ depletion enhancement are similar to those of a JFET between Cutoff DEPLETION - TYPE MOSFET The cluse destelfer Basic Construction of n channel depletion type master is shown of slab of Phype material is from a si base and le referred pr fig " - ncharred Butistrate to as Bubstrate. The Source &. e302 Drain dealm terminals are connected through metalle contacts to n doped negueons Unked by nchannel. The gate te Neler P Subst E also connected to a metal contact Gate Nati surface but remains insulated from the m channel by a very them Sioz layer. Sioz is a type of insulator referred to as a déclectule. Hat ductosion layer there is no doneet electrical Connection bet gete tarninal & the Channel of NUOSFET. This stop accounts for the Very deverable high 1/p impedance The name metal oxide semiconductor FET is now because metal for drain, 800000 & gate connections, Oxide for Sile Presulation Jayer and coniconductor for basic Structure on which. n and ptype regions are diffued. The Ponsulating layer bet " the gate & charved has desulted for another name for the device. Presulated got FET on IGIPET-

Barle Operation & Charlestic

In fly Vors is set to dean volte and a voltage VDS is appled across the deain to source transmals.



Depending on the magnitude of the -ve established by VGS a level of recombination bet of & hole will occurs that 8 10811 reduce the number of free e and in the ncharvel available for conductions. The more we the blas, the higher the rate of recombination. The realiting dealer cuesert is ... reduced with increasing -Ve bias for Vois for -1, -2V and SGON to the plach off level 04 -6V. enhancement Inland) Pp. regit) Enchance depleting tion mode NG15=-2V VDC -2 -1 0 -6-5-4-3 $V_{G_2S} = V_P = -6V$ Ye The positive Value of Vors the the gate will dear Vp additional électron and establish neu casuers through As the gate to Source Vottage Continues to increase in the the collisions resulting. Het +ve direction the ID increases raptally. The application of the gate to Bource Votlage has "enhanced" the level of free coursers in the channel Compared to that ercontered with Yes="V. :. the region of case vollage try the dealing tr Isansfer chousetenistics is often referred to as the

enhorizement negton...


The Shockley's equation is applicable for the depletion, lipe masper in bolt depteller & Inhancement megions.

ENHANCEMENT - TYPE MOSPET

The characteristics of enhancement-type mosfer are quilt different from others. 1. The bransfer curve is not defined by Shockley 2 egn) 2. In is now cutoff will the gate to source Voltage reaches a specific magnitude. 3. Current Control Pm an methannel device le mono effected by the gate to source vollage

Construction

A glab of ptype material is -joomred -from a si have and is referred to as substrate




oparation & Charcotenstics It Vos=01 and a vottage is applied bet deain k source. because of absence of an inchannel the current of effectively obre amps (but Pri depletion & JFET current ID=IDSS). 10th Vos Some the Voltage, Vors=01, there are a reverse biared pro junctions bet? ndoped regions & the psubstrate to oppose any significant flow bet drain & source. Region depleted of Ptype Carries The attracted to + Vers JG=8A ى VDS S > Insulating Layer. Heles repelled By the gate If the above sig both Vos & Vos have been set at some the voltages greater than OV, establishing drain & gate at a tre potential vort the source. The tre potential at the gate will pressure the holes in the psubstrate along the edge of sing layer to leave the area and enter deeper regions of the psubstrate. the result is a displation negitor near the SiO2 Porsulating Layor void of holes. But the E's in the psubstrate will le altractée la the the gate le accumulate in the region near the suspace of sig byer. The sig layer & its insulating qualitées will proevent the -ve cassies form being

absorbed at the gate terminal. Als Vois increases in magnitude, the concentration of e? near the stop surface increases with the induced stype negion can support a measurable flow both deain & negion can support a measured results in the significant source. The level of Vas that results in the significant increase in drain current is could the threshold Vollage (v) Since the channel is not existence with Vors=OV and entranced by the application of the Vas this type of MOSFET is called enhancement type MOSFET. As Vors > VT the density of free conviers in the Enduced channel will Encrease, resulting for increased level of ID. if Vgs= const & I the level of VDs the ID will eventually reach a saturation level - as The leveling off of ID is due to penching_off process. depicted by the narrow Channel at the deain end of - Pinch-off (beginning) the Produced channel. Sil Depletion region. ptype IGFO & G TVps. sub strate VGS -, Ig=Ip. Applying Kinesiett's Vottage haw to the Ilerninal Voltages of the mosfer use find that V DG1 = V DO - VG2 - 1


if the = is fixed for sv and VDs is increased from 2 to 5 V the voltage VDG= -6 to -3 V. : the gate will be come less and less the worthdrain. fres reductions in gate to deain voltage will inter reduce the attractive forces for free carriers (electrons) Pm this. negion of the Enduced Channel; causing a reduction in the effective channel weldts. Eventually the Channel will be reduced to the pt of pinch off & a Baturation Condition will be established. The Saturation level for VDs is related to the level of applied Vos by VDSsot = VGS - VT For values of Vers less than the threshold level, the drain Current of an enhancement - type mosfet is omt. to lacus of VDSat Iptoma +81. 11 +7 +6 5 . +5 3 VG5=+4 95=+3 15 25 20 560 10 For levels of Vgs >V+ the ID is related to the applied gate to source Vollage as $[I_D = K(V_{GS} - V_{e})^2]$. "K" is a const that is a f" of the constauction of the device. K = ID(OD) (GB(DM)-VT)2

Jo = Omn - for Vore 5 Vr der charecteristis for mahannel deulae , Alt is now totally by the tre Vors for mahannel deulae , Alt is now totally by the tre Vors Fregion & does not mise until Vors=Vr



1. The gate is not consulated channel by a layer of Ponsulating onlide (SiO2) -from the channel 2. There are 4 lypes: 2. There are two types. P-type and N-type channel ptype enhancement MOSFET η NUTPE ptype depletion 2 MOSFET Ntipe 3. Can be operated in depletion as 3. Operated only in depletion Well as enhancement mode. mode. A. There is continous channel 4. There PE a Contenuous channel only in depletion type, but not in enhancement type 5 Nevy hegh & Empedance > 10,000 M2 5. Highe Ep Pomped.ouron SIDMA 6. Drain resistance lower higher. 6: Drafn Trafelarice 18 A=1K to sokn. 10 + (00K to 11M-2_

Design of biasing for JEET * FET - Field Ellet Transistor - It's a remiconductor device which depends for its operation on the control of current by an electric field . Junction field Ettert Metal-onide-semiconductor Transistor (MOSFET) Transistor (or) FFT FET differs from the BJT is the following characteristics 1. It's operation depends upon the flow of majority camers Only. R. It's simpler to fabricate + occupies les space. 3. It exhibits a high ispel- assistance, typically many megaohors. 4. It's less hoisy compared to BJT. 6. It exhibits no offset vell-age at zono drain current



+ * Apply KVL to the Gale to source junction

$$V_{uu} + V_{us} + V$$

* Since Van is a fined de supply . The voltage Vas is fixed is magnitude 4 hence The name fined bias circuit

* For fined bias circuit The ID can be calculated as

$$I_D = I_{DSS} \left(1 - \frac{V_{us}}{v_p}\right)^2$$

* Apply KVL to The Drain to Source junction


Q. Point

$$IDa = IDSS \left[1 - \frac{Vus}{Vp}\right]^2$$

 $VDSQ = VDD - IDA RD$

3. Sold Bias
The toda-scare junction is always reverse

$$s_{1} + s_{2} + s_{3} + s_{4} + s_{5} + s_{$$



T Small Signal model A clit which satisfies ago lid = 9m yg8 + 1 vds is indicated in fig. id Drain vgs gm () = nd vde S. o- vgs , de Brateg 9+ The low freq Brall Signal model how a Norton's output CH4 with a dependent current generator whose current is The proportionality pater is the transConductance gm, Which is convistent with the definition of gm in eil proportional to gate to source voltage. The output resistance is rd, which is resistant with the Acptantion (m) The 1/p resistance between gate and source to enfinite Share It be assumed that the neverse blaved gate takes no The FET model of fig should the Compared with the hparameter model of the bepolee in transistor. The latter also has a Norton's output clocuit, but the current generated depends upon the 4p current Whereas in the FET model the generator surrent depends upon the \$p voltage These & no feedback at low frequencies from oulput to imput on the PET; Whoreau Such feed back enclose in the bipolas brancietor theough the parameter thre. The high %P resistance is replaced by 122 resistor in The FET BB much more Edeal amplifier than the CE amplifier. Conventional transistor at low frequencies.

the high freq model is given in fig. This ī3 Similar G Ind I cas CgoT gmy except that the Capacitances between pairs of modes have been added . The Capacitor Cgs represents the basier Capacitance 28 - l'he bassier Capositance between gate and source and Cgd believes gate and drain. Because of these Enternal Capacitances, feedback exists between the Up and Op CK15 and Vollage amplification deeps rapidly as the greg is increased. <u>VVR</u> (Voltage vaniable neristor) -> It can be used to vary the voltage goin of a multistage amplifier. This act'is suffered as surbmatic gain control (AGC) FET is operated in constant current portion of its of chanac. ic., in saturat sugion. FET can also be used in the region before pinch - off where Vps is small. Here it works as variable variable versistance device i.e., the channel susistance is controlled by the gate bias voltage VGIS. In auch an appl" the FET is sufficienced to as voltage radiable sussis too (VVR) or voltage dependent ousistor (VDR). The VVR can be used to vary the voltage gain of a multistage amplifier. This action is referred as automatic gain control (-AGrc). If the signal is how then voltage gain of the stages wan be increased and when becomes high, the gain can be meduced automatically. In this way, the general level of amplification is maintained fairly constant.

1) FET Opert? 2) Write about MOSFET.