

(R22ECE2112) DIGITAL ELECTRONICS

Course Objectives: This course aims at through understanding of binary number system, logic gates, combination logic and synchronous and asynchronous logic.

UNIT - I:
BOOLEAN ALGEBRA AND LOGIC GATES: Digital Systems, Binary Numbers, Number base conversions, Octal and Hexadecimal Numbers, complements, Signed binary numbers, Binary codes, Binary Storage and Registers, Binary logic.
Basic Definitions, Axiomatic definition of Boolean Algebra, Basic theorems and properties of Boolean algebra, Boolean functions, canonical and standard forms, other logic operations, Digital logic gates.

UNIT - II:
GATE - LEVEL MINIMIZATION: The map method, Four-variable map, Five-Variable map, product of sums simplification Don't-care conditions, NAND and NOR implementation other Two-level implementations, Exclusive - Or function.

UNIT - III:
COMBINATIONAL LOGIC: Combinational Circuits, Analysis procedure Design procedure, Binary Adder-Subtractor Decimal Adder, Binary multiplier, magnitude comparator, Decoders, Encoders, Multiplexers, HDL for combinational circuits.

UNIT - IV:
SEQUENTIAL LOGIC: Sequential circuits, latches, Flip-Flops Analysis of clocked sequential circuits, state Reduction and Assignment, Design Procedure, Registers, shift Registers, Ripple counters, synchronous counters, other counters.

UNIT - V:
MEMORIES AND ASYNCHRONOUS SEQUENTIAL LOGIC: Introduction, Random-Access Memory, Memory Decoding, Error Detection and correction Read-only memory, Programmable logic Array programmable Array logic, Sequential Programmable Devices.
Introduction, Analysis Procedure, Circuits with Latches, Design Procedure, Reduction of state and Flow Tables, Race-Free state Assignment Hazards, Design Example.

TEXT BOOKS:

1. Digital Design - Third Edition, M. Morris Mano, Pearson Education/PHI.
2. Digital Principles and Applications Albert Paul Malvinó Donald P. Leach TATA McGraw Hill Edition.
3. Fundamentals of Logic Design, Roth, 5th Edition, Thomson.

REFERENCE BOOKS:

1. Switching and Finite Automata Theory by Zvi. Kohavi, Tata McGraw Hill.
2. Switching and Logic Design, C.V.S. Rao, Pearson Education
3. Digital Principles and Design - Donald D.Givone, Tata McGraw Hill, Edition.
4. Fundamentals of Digital Logic and Microcomputer Design, 5TH Edition, M. Rafiquzzaman John Wiley.

DIGITAL ELECTRONICS [R22ECE2112]

UNIT-1 : BOOLEAN ALGEBRA & LOGIC GATES

Introduction:


Signal: which carries information from one place to another place. There are two types of signals.

1. Analog Signals

2. Digital Signals

1. Analog signals: The signal is present at each interval of time "t".

Ex: Sine signal, triangle signal, cosine signal.



at $t=0$ signal present

Analog systems: The system which process the analog signals are known as analog systems.

Ex: Filter circuits, Amplifiers, Signal generators, etc.

Drawbacks of Analog Systems:

1. Less Accurate

2. Less Reliability

3. Temp effect


4. Noise

5. No Memory

6. No processor

2. Digital Signals: They obtain only two values 0 and 1 a signal is known as digital signal it has only a finite number of pre determined discrete magnitude.

→ These are classified into binary, decimal, Octal, Hexa decimal



Digital Systems: In modern technology the term digital is used associated with a computer.

→ The term digital is derived from a way the computer performed by counting digits.

Ex: LED TV's, Digital watches, communication systems

Advantages of Digital Systems:

1. Easy to design

2. Reliability

3. Flexibility

4. Functionality

5. Programmability

6. Speed

7. Upgrading Technology

NUMBER SYSTEM:

Generally numbers are 0 to 9 these are decimal number system which we use in general terms but our basic system i.e., computers take the language of binary number system that is 0's and 1's.

→ Generally decimal numbers can be represented in binary format but the decimal number increases the representation in binary format becomes very complicated so we go for other number systems like octal ($)_8$, Hexa Decimals ($)_{16}$, Binary coded decimal (BCD). These number system represent binary number in compressed form.

Decimal Number Representation:

It is represented by 10 digits that is 0 to 9 and its base (or) radix (or) weight is $()_{10}$.

Any digital number can be represented in units 10's, 100's

Ex: $(5, 6, 7, 8, 9)_{10}$ where 10 is radix (or) base find decimal number equivalent for given system.

$$\begin{array}{r} (5, 6, 7, 8, 9)_{10} \\ 3 \quad 2 \quad 1 \quad 0 \quad -1 \end{array}$$

$$= 5 \times 10^3 + 6 \times 10^2 + 7 \times 10^1 + 8 \times 10^0 + 9 \times 10^{-1}$$

$$= (5678.9)_{10}$$

Ex: $(1010.11)_2$

$$= 1 \times 2^3 + 0 \times 2^2 + 1 \times 2^1 + 0 \times 2^0 + 1 \times 2^{-1} + 1 \times 2^{-2}$$

$$= 8 + 0 + 2 + \frac{1}{2} + \frac{1}{4}$$

$$= \frac{40 + 2 + 1}{4} = \frac{43}{4} = 10.75$$

Converting any radix to decimal (power of base)

Ex: 1. convert $(11011.1101)_2 \rightarrow ()_{10} ?$

$$\begin{array}{ccccccc} \textcircled{1} & 1 & 0 & 1 & 1 & . & 1 & 1 & 0 & 1 \\ \textcircled{4} & 3 & 2 & 1 & 0 & & -1 & -2 & -3 & -4 \end{array}$$

$$= 1 \times 2^4 + 1 \times 2^3 + 0 \times 2^2 + 1 \times 2^1 + 1 \times 2^0$$

$$+ 1 \times 2^{-1} + 1 \times 2^{-2} + 0 \times 2^{-3} + 1 \times 2^{-4}$$

$$= (27.8125)_{10}$$

$$= (11011.1101)_2 = (27.8125)_{10}$$

2. convert $(126.75)_8 \rightarrow ()_{10} ?$

$$\begin{array}{ccccccc} & 1 & 2 & 6 & . & 7 & 5 \\ & 2 & 1 & 0 & & -1 & -2 \end{array}$$

$$= 1 \times 8^2 + 2 \times 8^1 + 6 \times 8^0 + 7 \times 8^{-1} + 5 \times 8^{-2}$$

$$= 64 + 16 + 0 + 7 \times \frac{1}{8} + 5 \times \frac{1}{64}$$

$$= 64 + 16 + 0 + \frac{7}{8} + \frac{5}{64}$$

$$= (86.953125)_{10}$$

3. convert $(AF.39)_{16} \rightarrow ()_{10}?$

$$(AF.39)_{16}$$

$$= A \times 16^1 + F \times 16^0 + 3 \times 16^{-1} + 9 \times 16^{-2}$$

$$= 10 \times 16^1 + 15 \times 1 + 3 \times 16^{-1} + 9 \times 16^{-2}$$

$$= (175.72)_{10}$$

$$A \rightarrow 10$$

$$B \rightarrow 11$$

$$C \rightarrow 12$$

$$D \rightarrow 13$$

$$E \rightarrow 14$$

$$F \rightarrow 15$$

4. convert $(3102.12)_4 \rightarrow ()_{10}?$

$$(3102.12)_4$$

$$= 3 \times 4^3 + 1 \times 4^2 + 0 \times 4^1 + 2 \times 4^0 + 1 \times 4^{-1} + 2 \times 4^{-2}$$

$$= 3 \times 64 + 16 + 0 + 2 + 1 \times \frac{1}{4} + \frac{2}{16}$$

$$= 192 + 16 + 2 + \frac{1}{4} + \frac{1}{8}$$

$$= (210.375)_{10}$$

Ex:

1. $(101010.110)_2 \rightarrow ()_{10}?$

2. $(100110110.1101)_2 \rightarrow ()_{10}?$

3. $(156.473)_8 \rightarrow ()_{10}?$

4. $(745.312)_8 \rightarrow ()_{10}?$

5. $(9C7.8F)_{16} \rightarrow ()_{10}?$

6. $(1BE.A7)_{16} \rightarrow ()_{10}?$

$$1. (101010.110)_2 = (?)_{10}?$$

$$\begin{array}{ccccccc} (101010.110)_2 \\ 5 & 4 & 3 & 2 & 1 & 0 & -1 & -2 & -3 \end{array}$$

$$= 1 \times 2^5 + 0 \times 2^4 + 1 \times 2^3 + 0 \times 2^2 + 1 \times 2^1 + 0 \times 2^0 + 1 \times 2^{-1} + 1 \times 2^{-2} + 0 \times 2^{-3}$$

$$= 32 + 0 + 8 + 0 + 2 + 0 + 0.5 + 0.25 + 0$$

$$= (42.75)_{10}$$

$$2. (100110110.1101)_2 = (?)_{10}?$$

$$\begin{array}{ccccccc} (100110110.1101)_2 \\ 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 & -1 & -2 & -3 & -4 \end{array}$$

$$= 1 \times 2^8 + 0 \times 2^7 + 0 \times 2^6 + 1 \times 2^5 + 1 \times 2^4 + 0 \times 2^3 + 1 \times 2^2 + 1 \times 2^1 + 0 \times 2^0 + 1 \times 2^{-1} + 1 \times 2^{-2} + 0 \times 2^{-3} + 1 \times 2^{-4}$$

$$= 256 + 0 + 0 + 32 + 16 + 0 + 4 + 2 + 0 + 0.5 + 0.25 + 0 + 0.0625$$

$$= (310.8125)_{10}$$

$$3. (156.473)_8 = (?)_{10}?$$

$$\begin{array}{cccc} (156.473)_8 \\ 2 & 1 & 0 & -1 & -2 & -3 \end{array}$$

$$= 1 \times 8^2 + 5 \times 8^1 + 6 \times 8^0 + 4 \times 8^{-1} + 7 \times 8^{-2} + 3 \times 8^{-3}$$

$$= 64 + 40 + 6 + \frac{4}{8} + \frac{7}{64} + \frac{3}{512}$$

$$= (110.625)_{10}$$

$$4. (745.312)_8 - ()_{10}?$$

$$(745.312)_8$$

2 1 0 -1 -2 -3

$$= 7 \times 8^2 + 4 \times 8^1 + 5 \times 8^0 + 3 \times 8^{-1} + 1 \times 8^{-2} + 2 \times 8^{-3}$$

$$= 448 + 32 + 5 + \frac{3}{8} + \frac{1}{64} + \frac{2}{192}$$

$$= (485.39)_{10}$$

$$5. (9C7.8F)_{16} - ()_{10}?$$

$$(9C7.8F)_{16}$$

2 1 0 -1 -2

$$= 9 \times 16^2 + C \times 16^1 + 7 \times 16^0 + 8 \times 16^{-1} + F \times 16^{-2}$$

$$= 9 \times 16^2 + 12 \times 16^1 + 7 \times 16^0 + 8 \times 16^{-1} + 15 \times 16^{-2}$$

$$= 2304 + 192 + 7 + \frac{8}{16} + \frac{15}{256}$$

$$= (2503.55)_{10}$$

$$6. (1BE.A7)_{16} - ()_{10}?$$

$$(1BE.A7)_{16}$$

2 1 0 -1 -2

$$= 1 \times 16^2 + B \times 16^1 + E \times 16^0 + A \times 16^{-1} + 7 \times 16^{-2}$$

$$= 1 \times 16^2 + 11 \times 16^1 + 14 \times 16^0 + 10 \times 16^{-1} + 7 \times 16^{-2}$$

$$= 256 + 176 + 14 + \frac{10}{16} + \frac{7}{256}$$

$$= (446.65)_{10}$$


Relation between decimal, binary, Hexadecimal, octal:

Decimal	Binary	octal	Hexadecimal
	8421		
0	0000	0	0
1	0001	1	1
2	0010	2	2
3	0011	3	3
4	0100	4	4
5	0101	5	5
6	0110	6	6
7	0111	7	7
8	1000	10	8
9	1001	11	9
10	1010	12	A
11	1011	13	B
12	1100	14	C
13	1101	15	D
14	1110	16	E
15	1111	17	F

Conversion of Decimal Number to any radix number:

These conversion of decimal number to any radix number involves 2 steps:

- We have to convert integer part by using Successive division method
- We have to convert fractional part by using Successive multiplication method.



iii Successive Division Method For Integer part: (Integer)

Ex: 1. convert $(41)_{10} - ()_2$?

$$\begin{array}{r}
 2 \overline{) 41} \\
 \underline{20} - 1 \\
 2 \overline{) 10} - 0 \\
 \underline{5} - 0 \\
 2 \overline{) 5} - 0 \\
 \underline{2} - 1 \\
 1 - 0
 \end{array}$$

$$(41)_{10} = (101001)_2$$

2. convert $(153)_{10} - ()_2$?

$$\begin{array}{r}
 2 \overline{) 153} \\
 \underline{76} - 1 \\
 2 \overline{) 76} - 0 \\
 \underline{38} - 0 \\
 2 \overline{) 38} - 0 \\
 \underline{19} - 0 \\
 2 \overline{) 19} - 1 \\
 \underline{9} - 1 \\
 2 \overline{) 9} - 1 \\
 \underline{4} - 1 \\
 2 \overline{) 4} - 1 \\
 \underline{2} - 0 \\
 1 - 0
 \end{array}$$

$$(153)_{10} = (10011001)_2$$

3. convert $(8532)_{10} - ()_8$?

$$\begin{array}{r}
 8 \overline{) 8532} \\
 \underline{1066} - 4 \\
 8 \overline{) 1066} - 2 \\
 \underline{133} - 2 \\
 8 \overline{) 133} - 5 \\
 \underline{16} - 5 \\
 2 - 0
 \end{array}$$

$$(8532)_{10} = (20524)_8$$

$$4. (1236)_{10} = ()_{16}?$$

$$\begin{array}{r} 16 \overline{) 1236} \\ 16 \overline{) 77} - 4 \\ \quad 4 - 13 \end{array}$$

$$(1236)_{10} = (4D4)_{16}$$

$$5. \text{ convert } (1625)_{10} = ()_{16}?$$

$$\begin{array}{r} 16 \overline{) 1625} \\ 16 \overline{) 101} - 9 \\ \quad 6 - 5 \end{array}$$

$$(1625)_{10} = (659)_{16}$$

Ex:

$$1. (75321)_{10} = ()_8? \quad (223071)_8$$

$$2. (214)_{10} = ()_8? \quad (326)_8$$

$$3. (198)_{10} = ()_2?$$

$$4. (895)_{10} = ()_2?$$

$$\textcircled{1} (895)_{10} = ()_2?$$

$$\begin{array}{r} 2 \overline{) 895} \\ 2 \overline{) 447} - 1 \\ 2 \overline{) 223} - 1 \\ 2 \overline{) 111} - 1 \\ 2 \overline{) 55} - 1 \\ 2 \overline{) 27} - 1 \\ 2 \overline{) 13} - 1 \\ 2 \overline{) 6} - 1 \end{array}$$

$$\begin{array}{r} 2 \overline{) 3} - 0 \\ \quad 1 - 1 \end{array}$$

$$(895)_{10} = (110111111)_2$$

② $(198)_{10} - ()_2 ?$

$$\begin{array}{r}
 2 \overline{) 198} \\
 2 \overline{) 99 - 0} \\
 2 \overline{) 49 - 1} \\
 2 \overline{) 24 - 1} \\
 2 \overline{) 12 - 0} \\
 2 \overline{) 6 - 0} \\
 2 \overline{) 3 - 0} \\
 2 \overline{) 1 - 1}
 \end{array}$$

$$(198)_{10} = (11000110)_2$$

③ $(214)_{10} - ()_8 ?$

$$\begin{array}{r}
 8 \overline{) 214} \\
 8 \overline{) 26 - 6} \\
 8 \overline{) 3 - 2}
 \end{array}$$

$$(214)_{10} = (326)_8$$

④ $(75321)_{10} - ()_8 ?$

$$\begin{array}{r}
 8 \overline{) 75321} \\
 8 \overline{) 9415 - 1} \\
 8 \overline{) 1176 - 7} \\
 8 \overline{) 147 - 0} \\
 8 \overline{) 18 - 3} \\
 8 \overline{) 2 - 2}
 \end{array}$$

$$(75321)_{10} = (223071)_8$$

ii) Successive multiplication method (fractional part):

i) multiply the fractional part of decimal number by desired base number.

ii) Record the integer part of product as carry and fractional part as new fractional part.

iii) Repeat steps 1 & 2 until fractional part of product becomes 0 (or) until you have many digits as necessary for your application.

Ex: convert $(12.125)_{10} \rightarrow ()_2$?

$$(12.125)_{10}$$

12 $\rightarrow$ Integer $\rightarrow$ Successive division method

0.125 $\rightarrow$ fractional part $\rightarrow$ multiplication method

$$\begin{array}{r} 2 \overline{) 12} \\ \underline{2 \times 6} \\ 0 \\ \underline{2 \times 3} \\ 0 \\ \underline{1 \times 1} \\ 0 \end{array}$$

$$(12)_{10} = (1100)_2$$

$$(0.125)_{10} = (001)_2$$

$$0.125 \times 2 = 0.25 \rightarrow 0.25 \text{ with carry } 0$$

$$0.25 \times 2 = 0.5 \rightarrow 0.5 \text{ with carry } 0$$

$$0.5 \times 2 = 1.0 \rightarrow 0.0 \text{ with carry } 1$$

$$(12.125)_{10} = (1100.001)_2$$

Ex 1 convert $(24.6)_{10} - ()_2$?

24 $\rightarrow$ Integer

0.6 $\rightarrow$ fractional part

$$\begin{array}{r} 2 \overline{) 24} \\ 2 \overline{) 12} - 0 \\ 2 \overline{) 6} - 0 \\ 2 \overline{) 3} - 0 \\ 1 - 1 \end{array}$$

$$(24)_{10} = (11000)_2$$

$$0.6 \times 2 = 1.2 \rightarrow 0.2 \text{ with carry } 1$$

$$0.2 \times 2 = 0.4 \rightarrow 0.4 \text{ with carry } 0$$

$$0.4 \times 2 = 0.8 \rightarrow 0.8 \text{ with carry } 0$$

$$0.8 \times 2 = 1.6 \rightarrow 0.6 \text{ with carry } 1$$

$$0.6 \times 2 = 1.2 \rightarrow 0.2 \text{ with carry } 1 \text{ repeated stop}$$

$$(0.6)_{10} = (10011)_2$$

$$(24.6)_{10} = (11000.10011)_2$$

Ex 2 convert $(0.8125)_{10} - ()_2$?

0 $\rightarrow$ Integer

8125 $\rightarrow$ fractional part

$$0.8125 \times 2 = 1.625 \rightarrow 0.625 \text{ with carry } 1$$

$$0.625 \times 2 = 1.25 \rightarrow 0.25 \text{ with carry } 1$$

$$0.25 \times 2 = 0.5 \rightarrow 0.5 \text{ with carry } 0$$

$$0.5 \times 2 = 1.0 \rightarrow 0.0 \text{ with carry } 1$$

$$(0.8125)_{10} = (1101)_2$$

ex/ convert $(35.45)_{10} = ()_8$?

35 $\rightarrow$ Integer

45 $\rightarrow$ fractional part

$$\begin{array}{r} 8 \overline{) 35} \\ \underline{4} - 3 \end{array}$$

$$(35)_{10} = (43)_8$$

$$0.45 \times 8 = 3.6 \rightarrow 0.6 \text{ with carry } 3$$

$$0.6 \times 8 = 4.8 \rightarrow 0.8 \text{ with carry } 4$$

$$0.8 \times 8 = 6.4 \rightarrow 0.4 \text{ with carry } 6$$

$$0.4 \times 8 = 3.2 \rightarrow 0.2 \text{ with carry } 3$$

$$0.2 \times 8 = 1.6 \rightarrow 0.6 \text{ with carry } 1$$

$$(0.45)_{10} = (34631)_8$$

$$(35.45)_{10} = (43.34631)_8$$

ex/ convert $(52.65)_{10} = ()_8$?

52 $\rightarrow$ Integer

0.65 $\rightarrow$ fractional part

$$\begin{array}{r} 8 \overline{) 52} \\ \underline{6} - 4 \end{array}$$

$$(52)_{10} = (64)_8$$

$$0.65 \times 8 = 5.2 \rightarrow 0.2 \text{ with carry } 5$$

$$0.2 \times 8 = 1.6 \rightarrow 0.6 \text{ with carry } 1$$

$$0.6 \times 8 = 4.8 \rightarrow 0.8 \text{ with carry } 4$$

$$0.8 \times 8 = 6.4 \rightarrow 0.4 \text{ with carry } 6$$

$$0.4 \times 8 = 3.2 \rightarrow 0.2 \text{ with carry } 3$$

$$(0.65)_{10} = (51463)_8$$

$$(52.65)_{10} = (64.51463)_8$$

ex convert $(22.64)_{10} \rightarrow (\quad)_{16}$?

22 $\rightarrow$ Integer

0.64 $\rightarrow$ Fractional part

$$16 \overline{) 22} \\ \underline{16} \\ 6$$

$$(22)_{10} = (16)_{16}$$

$$0.64 \times 16 = 10.24 \rightarrow 0.24 \text{ with carry } A$$

$$0.24 \times 16 = 3.84 \rightarrow 0.84 \text{ with carry } 3$$

$$0.84 \times 16 = 13.44 \rightarrow 0.44 \text{ with carry } D$$

$$0.44 \times 16 = 7.04 \rightarrow 0.04 \text{ with carry } 7$$

$$0.04 \times 16 = 0.64 \rightarrow 0.64 \text{ with carry } 0$$

$$0.64 \times 16 = 10.24 \rightarrow 0.24 \text{ with carry } A$$

$$(0.64)_{10} = (A3D70A)_{16}$$

$$(22.64)_{10} = (16.A3D70A)_{16}$$

Number Base Conversion:

1. Binary to Octal conversion $[()_2 - ()_8]$:

→ Binary for octal number is 8 and base for binary is 2.
The base for octal is the third power of binary that is 2^3 .

→ So by grouping three digits of binary numbers and then converting each group to digit to octal equivalent.

Ex: convert $(10101101.0111)_2$ to octal $()_8$ equivalent?

$$\begin{array}{ccccccc} 2 & 1 & 4 & 2 & 1 & 4 & 2 & 1 & 4 \\ 1 & 0 & 1 & 0 & 1 & 1 & 0 & 1 & . & 0 & 1 & 1 & 1 \end{array}$$

$$(2 \ 5 \ 5 \cdot 3 \ 4)_8$$

convert $(0100100.1101)_2$ to $()_8$?

$$\begin{array}{ccccccc} 1 & 4 & 2 & 1 & 4 & 2 & 1 & 4 \\ 0 & 1 & 0 & 0 & 1 & 0 & 0 & . & 1 & 1 & 0 & 1 \end{array}$$

$$(0 \ 4 \ 4 \cdot 6 \ 4)_8$$

Convert $(000111101.0101)_2 - ()_8$?

$$\begin{array}{ccccccc} 4 & 2 & 1 & 4 & 2 & 1 & 4 & 2 & 1 & 4 \\ 0 & 0 & 0 & 1 & 1 & 1 & 1 & 0 & 1 & . & 0 & 1 & 0 & 1 \end{array}$$

$$(0 \ 7 \ 5 \cdot 2 \ 4)_8$$

convert $(10110011.110)_2 - ()_8$?

$$\begin{array}{ccccccc} 2 & 1 & 4 & 2 & 1 & 4 & 2 & 1 \\ 1 & 0 & 1 & 1 & 0 & 0 & 1 & 1 & . & 1 & 1 & 0 \end{array}$$

$$(2 \ 6 \ 3 \cdot 6)_8$$

2. Octal to Binary conversion:

→ Octal to conversion is a reverse operation of binary to octal

→ each digit of octal number is individually converted to its binary equivalent to get octal to binary.

Ex: convert $(125.62)_8$ to $()_2$?

$$\begin{array}{ccccccccc} 1 & 2 & 5 & . & 6 & 2 & & & \\ \downarrow & \downarrow & \downarrow & & \downarrow & \downarrow & & & \\ 001 & 010 & 101 & & 110 & 010 & & & \\ (001010101.110010)_2 & & & & & & & & \end{array}$$

convert $(623.76)_8$ to $()_2$?

$$\begin{array}{ccccccccc} 6 & 2 & 3 & . & 7 & 6 & & & \\ \downarrow & \downarrow & \downarrow & & \downarrow & \downarrow & & & \\ 110 & 010 & 011 & & 111 & 110 & & & \\ (110010011.111110)_2 & & & & & & & & \end{array}$$

convert $(534.67)_8$ to $()_2$?

$$\begin{array}{ccccccccc} 5 & 3 & 4 & . & 6 & 7 & & & \\ \downarrow & \downarrow & \downarrow & & \downarrow & \downarrow & & & \\ 101 & 011 & 100 & & 110 & 111 & & & \\ (101011100.110111)_2 & & & & & & & & \end{array}$$

3. Binary to Hexadecimal conversion:

→ Base for Hexadecimal is 16 and base for binary is 2

base of Hexadecimal number is fourth power of binary that is 2^4 .

→ Grouping four digits of binary number and then converting each group digit to hexadecimal equivalent.

Ex: convert $(1101101110.1001101)_2 = (?)_{16}$?

$\begin{array}{ccccccc}
2 & 1 & 8 & 4 & 2 & 1 & 8 & 4 & 2 & 1 & 8 & 4 & 2 \\
1 & 1 & 0 & 1 & 1 & 0 & 1 & 1 & 1 & 0 & 1 & 0 & 0 & 1 & 1 & 0 & 1
\end{array}$

$(36E.9A)_{16}$

convert $(1101100010011011)_2 = (?)_{16}$?

$\begin{array}{ccccccc}
8 & 4 & 2 & 1 & 8 & 4 & 2 & 1 & 8 & 4 & 2 & 1 & 8 & 4 & 2 & 1 \\
1 & 1 & 0 & 1 & 1 & 0 & 0 & 0 & 1 & 0 & 0 & 1 & 1 & 0 & 1 & 1
\end{array}$

$(D89B)_{16}$

convert $(11001101.110110)_2 = (?)_{16}$?

$\begin{array}{ccccccc}
8 & 4 & 2 & 1 & 8 & 4 & 2 & 1 & 8 & 4 & 2 & 1 & 8 & 4 \\
1 & 1 & 0 & 0 & 1 & 1 & 0 & 1 & 1 & 1 & 0 & 1 & 1 & 0
\end{array}$

$(CD.D8)_{16}$

4. Hexadecimal to Binary conversion:

→ Hexadecimal to binary conversion is a reversal of binary to Hexadecimal conversion.

→ write equivalent of four bit binary number of each hexadecimal digit

Ex: convert $(8A9.B4)_{16} = (?)_2$?

$\begin{array}{cccccc}
8 & A & 9 & . & B & 4 \\
\downarrow & \downarrow & \downarrow & & \downarrow & \downarrow \\
1000 & 1001 & 1001 & & 1011 & 0100
\end{array}$

$$(100010101001 \cdot 10110100)_2$$

convert $(5DE \cdot AB)_{16} \rightarrow (\)_2?$

$$\begin{array}{ccccccccc} 5 & D & E & \cdot & A & B & & & \\ \downarrow & \downarrow & \downarrow & & \downarrow & \downarrow & & & \\ 0101 & 1101 & 1110 & & 1010 & 1011 & 0100 & 1011 & \end{array}$$

$$(010111011110 \cdot 10101011)_2$$

convert $(FC7 \cdot 9AD)_{16} \rightarrow (\)_2?$

$$\begin{array}{ccccccc} F & C & 7 & \cdot & 9 & A & D \\ \downarrow & \downarrow & \downarrow & & \downarrow & \downarrow & \downarrow \\ 1111 & 1100 & 0111 & & 1001 & 1010 & 1101 \end{array}$$

$$(111111000111 \cdot 00110101101)_2$$

5. Octal to Hexadecimal conversion:

→ convert octal number to its binary equivalent that is 3 bits.

→ convert binary to its hexadecimal equivalent that is

Ex: convert $(615 \cdot 25)_8 \rightarrow (\)_{16}?$

$$\begin{array}{ccccccc} 6 & 1 & 5 & \cdot & 2 & 5 & \\ \downarrow & \downarrow & \downarrow & & \downarrow & \downarrow & \\ 110 & 001 & 101 & \cdot & 010 & 101 & \end{array}$$

$$(110001101 \cdot 010101)_2$$

$$\begin{array}{cccccccccccc} 16 & 8 & 4 & 2 & 1 & 8 & 4 & 2 & 1 & 8 & 4 & 2 & 1 \\ 1 & 1 & 0 & 0 & 0 & 1 & 1 & 0 & 1 & \cdot & 0 & 1 & 0 & 1 \end{array}$$

$$(18D \cdot 54)_{16}$$

convert $(645.32)_8 \rightarrow (\)_{16}$?

$$\begin{array}{cccccc} 6 & 4 & 5 & . & 3 & 2 \\ \downarrow & \downarrow & \downarrow & & \downarrow & \downarrow \\ 110 & 100 & 101 & & 011 & 010 \end{array}$$

$(110100101011010)_2$

$$\begin{array}{cccccccc} 1 & 1 & 8 & 4 & 2 & 1 & 8 & 4 & 2 & 1 & 8 & 4 & 2 & 1 & 8 & 4 \\ | & | & | & | & | & | & | & | & | & | & | & | & | & | & | \\ 1 & 1 & 0 & 1 & 0 & 1 & 0 & 1 & 0 & 1 & 0 & 1 & 0 & 1 & 0 \end{array}$$

$(1A5.G8)_{16}$

convert $(532.461)_8 \rightarrow (\)_{16}$?

$$\begin{array}{cccccc} 5 & 3 & 2 & . & 4 & 6 & 1 \\ \downarrow & \downarrow & \downarrow & & \downarrow & \downarrow & \downarrow \\ 101 & 011 & 010 & & 100 & 110 & 001 \end{array}$$

$(101011010.100110001)_2$

$$\begin{array}{cccccccc} 1 & 1 & 8 & 4 & 2 & 1 & 8 & 4 & 2 & 1 & 8 & 4 & 2 & 1 & 8 & 4 \\ | & | & | & | & | & | & | & | & | & | & | & | & | & | & | \\ 1 & 0 & 1 & 0 & 1 & 1 & 0 & 1 & 0 & . & 1 & 0 & 0 & 1 & 1 & 0 & 0 & 0 & 1 \end{array}$$

$(15A.988)_{16}$

6. Hexadecimal to octal conversion:

→ write equivalent 4 bit binary number for each hexadecimal -al

→ Group of 3 bits from LSB for integer MSB for fractional part by adding 0's at end if required

Ex: convert $(BC66.AF)_{16} \rightarrow (\)_8$?

$$\begin{array}{ccccccc}
 B & C & 6 & 6 & \cdot & A & F \\
 \downarrow & \downarrow & \downarrow & \downarrow & & \downarrow & \downarrow \\
 1011 & 1100 & 0110 & 0110 & & 1010 & 1111
 \end{array}$$

$$(1011110001100110 \cdot 10101111)_2$$

$$\begin{array}{|c|c|c|c|c|c|c|c|}
 \hline
 1 & 0 & 1 & 1 & 1 & 1 & 0 & 0 \\
 \hline
 1 & 1 & 0 & 0 & 0 & 1 & 1 & 0 \\
 \hline
 0 & 1 & 1 & 0 & 0 & 1 & 1 & 0 \\
 \hline
 0 & 1 & 1 & 0 & 0 & 1 & 1 & 0 \\
 \hline
 1 & 0 & 1 & 0 & 1 & 1 & 1 & 1 \\
 \hline
 \end{array}$$

$$(136146.536)_8$$

convert $(9EC \cdot 87)_{16} - ()_8 ?$

$$\begin{array}{ccccccc}
 9 & E & C & \cdot & 8 & 7 & \\
 \downarrow & \downarrow & \downarrow & & \downarrow & \downarrow & \\
 1001 & 1101 & 1100 & & 1000 & 0111 &
 \end{array}$$

$$(100111011100 \cdot 10000111)_2$$

$$\begin{array}{|c|c|c|c|c|c|c|c|}
 \hline
 1 & 0 & 0 & 1 & 1 & 1 & 0 & 1 \\
 \hline
 1 & 1 & 0 & 1 & 1 & 1 & 0 & 0 \\
 \hline
 1 & 0 & 0 & 0 & 0 & 1 & 1 & 1 \\
 \hline
 \end{array}$$

$$(4754 \cdot 416)_8$$

convert $(FA98 \cdot E65)_{16} - ()_8 ?$

$$\begin{array}{ccccccc}
 F & A & 9 & 8 & \cdot & E & 6 & 5 \\
 \downarrow & \downarrow & \downarrow & \downarrow & & \downarrow & \downarrow & \downarrow \\
 1111 & 1010 & 1001 & 1000 & & 1110 & 0110 & 0101
 \end{array}$$

$$(11110101001100011100110010101)_2$$

$$\begin{array}{|c|c|c|c|c|c|c|c|}
 \hline
 1 & 1 & 1 & 1 & 0 & 1 & 0 & 1 \\
 \hline
 1 & 0 & 0 & 1 & 1 & 0 & 0 & 0 \\
 \hline
 1 & 1 & 1 & 0 & 0 & 1 & 1 & 1 \\
 \hline
 0 & 1 & 1 & 0 & 0 & 1 & 0 & 1 \\
 \hline
 0 & 1 & 0 & 1 & 0 & 1 & 0 & 1 \\
 \hline
 \end{array}$$

$$(175230 \cdot 7145)_8$$

Binary Arithmetic:

Rules for Binary Addition:

A B Sum carry

0 0 0 0

0 1 1 0

1 0 1 0

1 1 0 1

1. Add the binary numbers $(1010)_2$ & $(0011)_2$

$1010 \rightarrow 10$

$0011 \rightarrow 3$
 $\underline{1101} \rightarrow 13$

2. Add $1011 \cdot 10 + 11 \cdot 01$

$1011 \cdot 10$
 $\underline{1101 \cdot 01}$
 $1110 \cdot 11$

3. Add 28 & 15 in binary.

28 $\rightarrow$ $\begin{matrix} 16 & 8 & 4 & 2 & 1 \\ 1 & 1 & 1 & 0 & 0 \end{matrix}$

15 $\rightarrow$ $\begin{matrix} 8 & 4 & 2 & 1 \\ 0 & 1 & 1 & 1 \end{matrix}$
 $\underline{101011}$

4. Add 368 & 22

5. 512 & 63

6. 47 & 52

Subtraction:

Rules for Subtraction:

A	B	Subtract	borrow
		A-B	
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

1. Subtract $(0101)_2$ from $(1011)_2$

$$\begin{array}{r}
 1011 \rightarrow 11 \\
 0101 \rightarrow 5 \\
 \hline
 0110 \rightarrow 6
 \end{array}$$

2. Subtract $(111.111)_2$ from $(1010.01)_2$

$$\begin{array}{r}
 11 \leftarrow 0111 \\
 01 \leftarrow 0101 \\
 \hline
 0000 \\
 \times 0111 \\
 \times \times 0000 \\
 \times \times \times 0101 \\
 \hline
 00110001
 \end{array}$$

$$\begin{array}{r}
 1010.010 \\
 0111.111 \\
 \hline
 000000 \\
 0010.011 \\
 \hline
 \end{array}$$

3. Sub (10110) from (11011)

$$\begin{array}{r}
 11011 \\
 10110 \\
 \hline
 00101 \\
 \hline
 \end{array}$$

Rules for Multiplication:

A	B	product
0	0	0
0	1	0
1	0	0
1	1	1

1. Multiply $(1101)_2$ by $(110)_2$

$$\begin{array}{r}
 1101 \rightarrow 13 \\
 \times 110 \rightarrow 6 \\
 \hline
 0000 \\
 1101x \\
 1101xx \\
 \hline
 1001110
 \end{array}$$

2. Multiply $(1110)_2$ by $(1010)_2$

$$\begin{array}{r}
 1110 \rightarrow 14 \\
 1010 \rightarrow 10 \\
 \hline
 00000 \\
 1110x \\
 0000xx \\
 1110xxx \\
 \hline
 10001100
 \end{array}$$

$$\begin{array}{r}
 11 \leftarrow 1101 \\
 2 \leftarrow 1010 \\
 \hline
 3 \leftarrow 0110
 \end{array}$$

3. Multiply

$$\begin{array}{r}
 1011 \cdot 101 \\
 \times 101 \cdot 01 \\
 \hline
 1011101 \\
 0000000 \times \\
 1011101 \times \\
 0000000 \times \\
 1011101 \times \\
 \hline
 11110100001
 \end{array}$$

Binary Division:

$$0 \div 1 = 0$$

$$1 \div 1 = 1$$

1. divide $(11011011)_2 \div 110$

$$\begin{array}{r}
 110 \overline{) 11011011} \\
 \underline{110} \\
 000110 \\
 \underline{110} \\
 000110 \\
 \underline{110} \\
 000
 \end{array}$$

2. divide $(1001110)_2 \div 100$

$$\begin{array}{r}
 100 \overline{) 1001110} \\
 \underline{100} \\
 000111 \\
 \underline{100} \\
 0110 \\
 \underline{100} \\
 0100 \\
 \underline{100} \\
 0
 \end{array}$$

r 's complement and $(r-1)$'s complement:

$2's, 8's, 10's, 16's$ r 's complement $(M-N)$ operation	$1's, 7's, 9's, 15's$ $(r-1)$'s complement $(M-N)$ operation
1. r 's complement of N 2. $M + r$'s complement of N 3. If carry is generated then the result is +ve, ignore the carry. 4. If carry is not generated then the result is -ve and r 's complement is result	1. $(r-1)$'s complement of N 2. $M + (r-1)$'s complement of N 3. If carry is generated then the result is +ve & add carry to the result 4. If carry is not generated then the result is -ve & $(r-1)$'s complement is result

1's complement method subtraction:

1. perform $5-3$ using 1's complement method?

$$\begin{array}{r} M-N \\ 5-3 \end{array}$$

Find the $(r-1)$'s complement of N i.e 1's complement of N

$$3 \rightarrow 011 \rightarrow N \text{ complement}$$

$$1) \text{ 1's complement of } N \rightarrow 100$$

$$2) M + (r-1)'s \text{ complement of } N$$

$$5 \rightarrow M \rightarrow 101$$

$$1's \text{ comple of } N \rightarrow 100$$

$$\begin{array}{r} 101 \\ 100 \\ \hline 001 \end{array}$$

If carry is generated then the result is +ve & Add carry to the result.

$$\begin{array}{r} 001 \\ +1 \\ \hline 1) 010 = +2 \\ 5-3=2 \end{array}$$

perform $12-8$ using 1's complement method?

$$\begin{array}{r} 12-8 \\ M \quad N \end{array}$$

Find the 1's complement of N

$$N \rightarrow 8 \rightarrow 1000$$

$$1's \text{ complement of } N \rightarrow 0111$$

$$M + 1's \text{ complement of } N$$

$$M \rightarrow 12 \rightarrow 1100$$

$$1's \text{ comple of } N \rightarrow 0111$$

$$\begin{array}{r} 1100 \\ + 0111 \\ \hline 1) 0011 \end{array}$$

If carry is generated then the result is +ve & Add carry to the result.

$$\begin{array}{r} 0011 \\ + 011 \\ \hline 0100 = +4 \\ 12-8=4 \end{array}$$

perform $47-43$ using 1's complement method?

$$47 - 43$$

$$M - N$$

Find the 1's complement of N

$$N \rightarrow 43 \rightarrow 101011$$

$$1's \text{ complement of } N \rightarrow 010100$$

M + 1's complement

$$M \rightarrow 47 \rightarrow 101111$$

$$1's \text{ complement of } N \rightarrow 010100$$

If carry is generated then the

result is +ve and add carry to

the result

$$000011$$

$$\underline{001}$$

$$000100 = +4$$

$$47 - 43 = 4$$

perform 15 - 28 using 1's complement method?

$$15 - 28$$

$$M - N$$

Find the 1's complement of N

$$N \rightarrow 28 \rightarrow 11100$$

$$M \rightarrow 15 \rightarrow 01111$$

$$1's \text{ complement of } N \rightarrow 00011$$

M + 1's complement

$$01111$$

$$\underline{00011}$$

$$10010$$

If carry is not generated then the result is -ve and (r-1)'s complement is result

$$10010 \rightarrow 01101$$

$$01101 \rightarrow -13$$

$$15 - 28 = -13$$

36-42 using 1's complement method?

$$M - N$$

$$36 - 42$$

$$M \rightarrow 36 \rightarrow 100100$$

$$N \rightarrow 42 \rightarrow 101010$$

Find the 1's complement of N

$$N \rightarrow 42 \rightarrow 010101$$

$$\begin{array}{r} M + 1's \text{ complement} \\ 100100 \\ 010101 \\ \hline 111001 \end{array}$$

If carry is not generated the result is -ve and (r-1)'s complement is result

$$111001 \rightarrow 000110 \rightarrow -6$$

$$36 - 42 = -6$$

2's complement method Subtraction:

Find the 2's complement of 12.

$$12 \rightarrow 1100$$

$$1's \text{ complement} \rightarrow 0011$$

$$\begin{array}{r} 2's \text{ complement} \rightarrow 0011 \\ 0011 \\ \hline 0100 \end{array}$$

Find the 2's complement of $15 - 28$?

$$M \rightarrow 15 \rightarrow 1111$$

$$N \rightarrow 28 \rightarrow 11100$$

$$1's \text{ complement} \rightarrow 00011$$

$$2's \text{ complement} \rightarrow \begin{array}{r} +1 \\ 00 \\ \hline 00100 \end{array}$$

$$M + 2's \rightarrow \begin{array}{r} 01111 \\ 00100 \\ \hline 00 \\ \hline 10011 \end{array}$$

If don't have carry then the result is -ve and (r-1)'s complement is result

$$1's \text{ complement of result} \rightarrow 01100$$

$$2's \text{ comple. of result} \rightarrow \begin{array}{r} +1 \\ \hline 01101 \end{array}$$

$$15 - 28 = -13$$

Find $12 - 8$ 2's complement method?

$$M - N$$

$$12 - 8$$

$$12 \rightarrow N$$

Subtract $(101011)_2$ from $(111001)_2$

by using 1's complement and

2's complement

$$43 - 57$$

$$M - N$$

Find 1's complement of N

$$N \rightarrow 111001$$

$$1's \text{ complement} \rightarrow 000110$$

M+1's complement

$$\begin{array}{r} M \rightarrow 101011 \\ 000110 \\ \hline 110001 \end{array}$$

If carry is not generated then the result -ve & find

1's complement of result

$$1's \text{ complement of result} \rightarrow 001110 = -14$$

$$43 - 57 = -14$$

Using 2's complement:

Find 2's complement of N

$$N \rightarrow 111001$$

$$1's \text{ complement} \rightarrow 000110$$

$$2's \text{ complement} \rightarrow \begin{array}{r} 1 \\ \hline 000111 \end{array}$$

M+2's complement of N

$$M \rightarrow 101011$$

$$\begin{array}{r} 2's \rightarrow 000111 \\ \hline 011010 \end{array}$$

If carry is not generated then the result is -ve find 2's

complement of result

$$110010 \rightarrow \text{result}$$

$$001101 \rightarrow 1's \text{ complement of result}$$

$$01 \rightarrow 2's \text{ complement of result}$$

$$\begin{array}{r} 001110 \\ \hline \end{array}$$

$$= -14$$

36-42 using 2's complement method?

$$M \rightarrow 36 \rightarrow 100100$$

$$N \rightarrow 42 \rightarrow 101010$$

Find 2's complement of N

$$N \rightarrow 42 \rightarrow 101010$$

$$1's \text{ complement} \rightarrow 010101$$

$$2's \text{ complement} \rightarrow \begin{array}{r} 01 \\ \hline 010110 \end{array}$$

M + 2's complement of N

$$\begin{array}{r} M \rightarrow 100100 \\ 010110 \\ \hline 111010 \end{array}$$

If carry is not generated then the result is -ve Find 2's complement of result.

$$1's \text{ complement of result} \rightarrow 000101$$

$$2's \text{ complement of result} \rightarrow \begin{array}{r} 01 \\ \hline 000110 = -6 \end{array}$$

$$36 - 42 = -6$$

9's and 10's complement method of subtraction:

9's complement:

It is obtained by subtracting each decimal number from 9

Ex: Find the 9's complement of 346

$$\begin{array}{r} 999 \\ 346 \\ \hline 653 \end{array}$$

653 $\rightarrow$ 9's complement

10's complement:

It is obtained by adding '1' to its 9's complement

Ex: 10's complement of 346

$$\begin{array}{r} 999 \\ 346 \\ \hline 653 \end{array} \rightarrow 9's \text{ complement}$$

$$\underline{654} \rightarrow 10's \text{ complement}$$

9's complement of subtraction:

Subtract $72532 - 3250$ by using 9's complement?

M N

Find 9's complement of N

$$\begin{array}{r} 99999 \\ N \rightarrow 03250 \\ \hline 96749 \end{array} \rightarrow 9's \text{ complement}$$

M + 9's complement of N

$$M \rightarrow 72532$$

$$\underline{96749}$$

$$1) 69281$$

If carry is generated then the result is +ve and Add carry to result

$$\begin{array}{r} 69281 \\ + 1 \\ \hline + 69282 \end{array}$$

Subtract $3250 - 72532$ by using 10's complement

Find 10's complement

$$N \rightarrow 99999$$

$$\begin{array}{r} 72532 \\ \hline \end{array}$$

$$\begin{array}{r} 27467 \rightarrow 9\text{'s complement} \\ \hline \end{array}$$

$$+1$$

$$\begin{array}{r} 27468 \rightarrow 10\text{'s complement} \\ \hline \end{array}$$

$M + 10\text{'s complement}$

$$M \rightarrow 03250$$

$$\begin{array}{r} 27468 \\ \hline \end{array}$$

$$\begin{array}{r} 130718 \\ \hline \end{array}$$

If carry is not generated then the result is -ve find 10's complement of result

$$99999$$

$$30718$$

$$\begin{array}{r} 69281 \rightarrow 9\text{'s} \\ \hline \end{array}$$

$$+1$$

$$\begin{array}{r} 69282 \rightarrow 10\text{'s} \\ \hline \end{array}$$

7's and 8's complement method of subtraction:

7's complement:

Find 7's complement by ~~each~~ subtract each octal number from 7.

8's complement:

By adding '1' to its 7's complement.

Octal Arithmetic Rules:

→ sum of two octal digits is 8 or > 8, then subtraction 8 to obtain the octal digit.

→ A carry '1' is provided

Ex: Add 472 and 577

$$\begin{array}{r} 472 \\ + 577 \\ \hline 1057 \end{array}$$

(10-8)(15-8)(9-8)

$$\begin{array}{r} 472 \\ + 577 \\ \hline 1057 \end{array}$$

Subtract $(413)_7 - (516)_7$ by using 7's complement?

$$M \rightarrow (413)_7 \quad N \rightarrow (516)_7$$

7's complement of N

$$\begin{array}{r} 777 \\ N \rightarrow 516 \\ \hline 261 \end{array}$$

M + 7's complement of N

$$\begin{array}{r} M \rightarrow 413 \\ + 261 \\ \hline 674 \end{array}$$

If the carry is not generated then the result is -ve and 7's complement is result

$$\begin{array}{r} 777 \\ 674 \\ \hline 103 \end{array}$$

8's complement of subtraction:

Ex: Subtract $(516)_8 - (413)_8$ by using 8's complement.

8's complement of N

$$\begin{array}{r}
 777 \\
 N \rightarrow 413 \\
 \hline
 364 \rightarrow 7's \\
 +1 \\
 \hline
 365 \rightarrow 8's
 \end{array}$$

M + 8's complement of N

$$\begin{array}{r}
 M \rightarrow 516 \\
 365 \\
 \hline
 1) (9-8)(8-8)(11-8) \\
 1 \quad 0 \quad 3
 \end{array}$$

If carry is generated then the result is +ve, and ignore the carry

$$= +103$$

Hexadecimal Arithmetic rules for 15's and 16's complement:

15's complement:

To find 15's complement by sub each hexadecimal no. from 15

16's complement:

By adding 1 to 15's complement.

→ If sum of two Hexadecimal digits is 16 (or) ¹⁶ greater than 16, Subtract ¹⁶ to obtain the hexadecimal digit.

→ If sum ≥ 16 subtract 16 with carry 1

→ If sum ≥ 32 subtract 32 with carry 2

(E02)₁₆ - (98F)₁₆ by using 15's comp 1

$$\begin{array}{r}
 (E02)_{16} \\
 - (98F)_{16} \\
 \hline
 670 \\
 802 \\
 \hline
 1772 \\
 1772 \\
 \hline
 1772
 \end{array}$$

$$\begin{array}{r}
 (E02)_{16} \\
 - (98F)_{16} \\
 \hline
 670 \\
 802 \\
 \hline
 1772 \\
 1772 \\
 \hline
 1772
 \end{array}$$

$$\textcircled{2} 698 - C14 \rightarrow 15's [-514]$$


$$\textcircled{3} 3B7 - 854 \rightarrow 16's [-49D]$$

$$\begin{array}{r}
 CB2 - 972 \\
 \hline
 972 \\
 \hline
 6813 \\
 68E \\
 \hline
 6802
 \end{array}$$

$$\begin{array}{r}
 972 \\
 340 \\
 \hline
 CB2
 \end{array}$$

Binary Codes:

Classification of codes



Reflective code

A code is said to be reflective when the code for 9 is the complement for 0 , 8 for 1 , 7 for 2 , 6 for 3 .
 Ex: 2421, 5211, 6421
 $9 \rightarrow 1100$

Ex-3 $\rightarrow 0 \rightarrow 0011$ complement
 $1100 \rightarrow 9$ $9+0=9$

Sequential codes

In sequential code each succeeding code is one binary number greater than its preceding code. These are used in mathematical manipulation of data.

Ex: 8421, Ex-3 codes are Sequential code.
 5211, 2421, 6421 are not sequential codes.

Bcd codes

- 8421
- 2421
- 3321
- 4221
- 5211
- 5311
- 5421
- 6311
- 7421
- 7427
- 8421

→ Data is transmitted and represented in a group of bits called binary code in digital transmission.

→ The binary code may be represent numbers, alphabets special characters and control functions

→ codes are divided into 2 types:

(i) Numeric

(ii) Alphabetic

→ Numeric codes are used to represent numbers

→ Alphabetic codes are used to represent characters and letters

Weighted codes:

In weighted codes each digit position of the number represent a specific weight.

Ex: In decimal number

$\overset{4}{5} \overset{2}{6} \overset{1}{7}$

weight of 5 is 100 ←

weight of 6 is 10 ←

weight of 7 is 1 ←

In weighted binary codes each digit has a weight 8, 4, 2, 1

→ 8421, 2421, 5211 are examples for weighted codes.

Non-weighted codes:

These codes are not assigned with any weight to each digit position

Ex: Ex-3, gray code, 5-Bit BCD codes.

Binary coded decimal (BCD):

BCD is a numeric code in which each digit of a decimal number is represented by a separate group of bits.

→ most common BCD is 8-4-2-1 in which weights are 8421 from left to right.

Advantage of BCD:

→ It is easy to convert between decimal and BCD.

Disadvantage:

→ BCD is less efficient than binary.

→ BCD addition is little more complicated.

Ex: convert the decimal number 175 to BCD

1	7	5
↓	↓	↓
0001	0111	0101

BCD arithmetic Rules:

We add two BCD numbers A & B.

1. $\text{Sum} \leq 9$, $\text{carry} = 0$ → Answer is correct, No correction is required.

2. $\text{Sum} \leq 9$, $\text{carry} = 1$ → we add '6' to the sum to get the correct answer.

3. $\text{Sum} > 9$, $\text{carry} = 0$ → we add '6' to the sum to get correct answer.

Ex: add 7 & 6 in BCD?

$$\begin{array}{r} 7 \quad 6 \\ 0111 \quad 0110 \end{array}$$

$$7 \rightarrow 0111$$

$$6 \rightarrow \begin{array}{r} 0110 \\ 00 \\ \hline 0110 \end{array}$$

$$\begin{array}{r} 0110 \\ 0110 \\ \hline 1101 \end{array} \rightarrow \text{sum} > 9, c=0$$

we add '6'

$$\begin{array}{r} 1101 \\ 0110 \\ \hline 1) 0011 \\ \hline 0001 \quad 0011 \\ \hline \quad 1 \quad 3 \end{array}$$

Add 57 & 26 in BCD?

$$\begin{array}{r} 57 \rightarrow 0101 \quad 0111 \\ 26 \rightarrow 0010 \quad 0110 \\ \hline 83 \end{array}$$

$$\begin{array}{r} 0111 \quad 1101 \\ \hline 0110 \quad 0110 \\ \hline 0000 \quad 0111 \\ \hline 1000 \quad 0011 \\ \hline \quad 8 \quad 3 \end{array}$$

$S \leq 9, c=0$ ← answer is correct

$S > 9, c=0$ → add '6'

Add 83 & 34 in BCD?

$$\begin{array}{r} 83 \rightarrow 1000 \quad 0011 \\ 34 \rightarrow 0011 \quad 0100 \\ \hline 117 \end{array}$$

$$\begin{array}{r} 1011 \quad 0111 \\ \hline 0110 \quad 00 \\ \hline 1) 0001 \quad 0111 \\ \hline 0000 \quad 0001 \quad 0111 \\ \hline \quad 1 \quad 1 \quad 7 \end{array}$$

$S > 9, c=1$ → we add '6'

Add $7484 + 3668$ in BCD

$$\begin{array}{r}
 7484 \rightarrow 0111 \ 0100 \ 1000 \ 0100 \\
 3668 \rightarrow 0011 \ 0110 \ 0110 \ 1000 \\
 \hline
 \begin{array}{l}
 \text{S-9, C=0} \\
 \text{we add 6}
 \end{array}
 \end{array}$$

$$\begin{array}{r}
 1010 \ 1010 \ 1110 \ 1100 \\
 \hline
 0110 \ 0110 \ 0110 \ 0110 \\
 \hline
 1) 0001 \ 0001 \ 0101 \ 0010 \\
 \hline
 \begin{array}{l}
 1 \quad 1 \quad 5 \quad 2
 \end{array}
 \end{array}$$

$$\begin{array}{r}
 0001 \\
 \hline
 1
 \end{array}$$

Add $8254 + 8277$

$$\begin{array}{r}
 8254 \rightarrow 1000 \ 0010 \ 0101 \ 0100 \\
 8277 \rightarrow 1000 \ 0010 \ 0111 \ 0111 \\
 \hline
 16531
 \end{array}$$

$$\begin{array}{r}
 1) 0000 \ 0100 \ 1100 \ 1011 \\
 \hline
 0110 \quad 0110 \ 0110 \\
 \hline
 0001 \ 0110 \ 0101 \ 0011 \ 0001 \\
 \hline
 \begin{array}{l}
 1 \quad 6 \quad 5 \quad 3 \quad 1
 \end{array}
 \end{array}$$

BCD subtraction using 9's complement:

- find the 9's complement of negative number
- add 2 numbers using BCD addition
- if carry is generated then the result is positive add carry to result
- if carry is not generated result is negative and find 9's complement of the result

Ex: sub 3 from 7 in BCD by using 9's complement

$$M - N$$

$$7 - 3$$

9's complement of -ve no $\frac{9}{3}$
6

7 $\rightarrow$ 0111

6 $\rightarrow$ 0110

1101

$S > 9, c = 0$

0110

add '6'

0011

If carry is generated result

is +ve add

carry to result

0100

$\rightarrow +4$

perform $(83)_{10} - (21)_{10}$ by using BCD 9's complement?

M - N

83 21

9's complement of -ve no 99

21

78

M+N's complement of N

83 $\rightarrow$ 1000 0011

78 $\rightarrow$ 0111 1000

Sum $S > 9, c = 0$

we add '6'

0111

1011

$S > 9, c = 0$

0000

0110

we add '6'

0000

0001

add $\rightarrow$
carry to
result

0110

0001

0110

0010

0110

0010

6

2

$\rightarrow +62$

$\rightarrow +62$

perform $52 - 89$

$$M - N$$

$$52 \quad 89$$

$$\begin{array}{r} 99 \\ 89 \\ \hline 10 \end{array}$$

9's complement of -ve no

$M + 9$'s complement of N

$$52 \rightarrow 0101 \quad 0010$$

$$10 \rightarrow 0001 \quad 0000$$

$$\begin{array}{r} 0101 \quad 0010 \\ 0001 \quad 0000 \\ \hline 0110 \quad 0010 \\ \hline 6 \quad 2 \end{array} \quad \begin{array}{l} 8 \leq 9, c=0 \\ 8 \leq 9, c=0 \end{array}$$

If carry is not generated result is -ve
find its 9's complement

$$\begin{array}{r} 99 \\ 62 \\ \hline 37 \end{array}$$

BCD Subtraction by using 10's complement:

→ find 10's complement of N

→ $M + 10$'s complement of N

→ add 2 BCD numbers

→ If carry is generated result is positive and ignore the carry

→ If carry is not generated result is negative and find 10's complement of the result.

Ex: 9 from 4 by using 10's complement

$M \quad N$

$$\begin{array}{r} 9 \\ 4 \\ \hline 5 \\ +1 \\ \hline 6 \end{array}$$

M + 10's complement of N

$$9 \rightarrow 1001$$

$$6 \rightarrow \begin{array}{r} 0110 \\ \underline{00} \end{array}$$

$$1111 \rightarrow 879, c=0$$

$$\begin{array}{r} 0110 \\ \underline{00} \end{array}$$

we add '6'

If carry generate 1) $0101 \rightarrow +5$

result is +ve and

ignore the carry

Subtract $54 - 22$ in BCD using 10's complement:

$$M - N$$

$$\begin{array}{r} 99 \\ 22 \\ \hline \end{array}$$

$$77 \rightarrow 9's$$

$$78 \rightarrow 10's$$

M + 10's complements of N

$$54 \rightarrow 0101 \quad 0100$$

$$78 \rightarrow \begin{array}{r} 0111 \\ \underline{000} \end{array} \quad 1000$$

$$879, c=0 \quad 1100 \quad 1100$$

$$\text{add '6'} \quad \begin{array}{r} 0110 \\ \underline{00} \end{array} \quad \begin{array}{r} 0110 \\ \underline{0} \end{array}$$

$$1) \begin{array}{r} 0011 \\ \underline{3} \end{array} \quad \begin{array}{r} 0010 \\ \underline{2} \end{array}$$

if carry generated

result is +ve

ignore the carry

Subtract $22 - 54$

$$M - N$$

$$99$$

$$54$$

$$45$$

$$1$$

$$46$$

$$22 \rightarrow 0010 \ 0010$$

$$46 \rightarrow \begin{array}{r} 0100 \ 0110 \\ \hline \end{array}$$

$$S \leq 9, c=0 \quad \begin{array}{r} 0110 \ 1000 \\ \hline \end{array} \quad S \leq 9, c=0$$

carry not generated result is negative

find 10's complement

$$\begin{array}{r} 99 \\ 68 \\ \hline 31 \\ +1 \\ \hline -32 \end{array}$$

Excess-3 code:

→ Excess-3 code is a modified form of a BCD number

→ Excess-3 code can be derived from the natural BCD code by adding 3 to each coded number.

Excess-3 addition rule: perform Ex-3 addition

Add two Ex-3 numbers.

→ if carry = 1 add 3 to the sum of two digits

→ if carry = 0 Subtract 3

Ex: add 8+6 by using Ex-3 addition.

$$8+3=11 \rightarrow 1011$$

$$6+3=9 \rightarrow \begin{array}{r} 1001 \\ \hline \end{array}$$

$$1)0100$$

$$\begin{array}{r} 0001 \ 0100 \\ 0001 \ 0011 \\ \hline 0100 \ 0111 \\ \hline \end{array}$$

4

7

Add $16+29$ using Ex-3

$$\begin{array}{r} 16 \\ 33 \\ \hline 49 \end{array} \quad \begin{array}{r} 29 \\ 33 \\ \hline 512 \end{array}$$

$$49 \rightarrow 0100 \ 1001$$

$$512 \rightarrow \begin{array}{c} 0101 \ 1100 \\ \textcircled{0} \ \textcircled{00} \end{array}$$

$8 \leq 9, c=0$

sub 3

$$\begin{array}{r} 1010 \ 0101 \\ \textcircled{00} \ \textcircled{11} \\ \hline \textcircled{000} \end{array} \quad \begin{array}{r} 0101 \ 0011 \\ \textcircled{000} \\ \hline \textcircled{000} \end{array}$$

$8 > 9, c=01$

add '3'

$$\begin{array}{r} 0111 \\ \hline 7 \end{array} \quad \begin{array}{r} 1000 \\ \hline 8 \end{array}$$

Add $103+287$ in Ex-3

$$\begin{array}{r} 103 \\ 333 \\ \hline 436 \end{array} \quad \begin{array}{r} 287 \\ 333 \\ \hline 5110 \end{array}$$

$$436 \rightarrow 0100 \ 0011 \ 0110$$

$$5110 \rightarrow \begin{array}{c} 0101 \ 1011 \ 1010 \\ \textcircled{1} \ \textcircled{000} \ \textcircled{00} \end{array}$$

$8 \leq 9, c=0$

sub 3

$$\begin{array}{r} 1001 \ 1111 \ 0000 \\ \textcircled{00} \ \textcircled{11} \ \textcircled{0011} \\ \hline \textcircled{0110} \end{array} \quad \begin{array}{r} 0011 \ 0011 \ 0011 \\ \textcircled{00} \ \textcircled{0011} \ \textcircled{0011} \\ \hline \textcircled{1100} \end{array} \quad \begin{array}{r} 0011 \\ \hline 3 \end{array}$$

$8 > 9, c=1$

add '3'

Excess-3 Subtraction:

→ complement of N

→ $M + \text{complement of } N$

→ If carry=1 result is +ve add 3^{add} end around carry to the result

→ If carry=0 result is -ve sub 3 and compliment of the result.

Ex: Sub 5-8 by using Ex-3 Subtraction.

$$5+3=8$$

$$8+3=11$$

complement of N

$$11 \rightarrow 1011$$

0100 $\rightarrow$ complement of N

M+N's complement of N

$$8 \rightarrow 1000$$

$$\text{compl of N} \rightarrow 0100$$

$$\begin{array}{r} 1100 \\ 0011 \\ \hline 1111 \end{array}$$

c=0, sub 3

$$\begin{array}{r} 1111 \\ 0011 \\ \hline 1100 \end{array}$$

$$\begin{array}{r} 1100 \\ 1001 \\ \hline 0111 \end{array}$$

complementing the result

$$\begin{array}{r} 0111 \\ 0110 \\ \hline 0001 \end{array}$$

$$-0110 \rightarrow -6$$

Sub 21-12

$$21+33=54$$

$$12+33=45$$

complement of N

$$45 \rightarrow 01000101$$

10111010 $\rightarrow$ comple of N

M+N's complement of N

$$54 \rightarrow 01010100$$

$$\text{comp of } N \rightarrow 10111010$$

N

$$\begin{array}{r} 10111010 \\ 0000 \\ \hline 10111010 \end{array}$$

c=0, sub 3

$$\begin{array}{r} 10111010 \\ 00110011 \\ \hline 10111010 \end{array}$$

$$\begin{array}{r} 10111010 \\ 00110011 \\ \hline 10111010 \end{array}$$

$$\begin{array}{r} 10111010 \\ 00110011 \\ \hline 10111010 \end{array}$$

$$\begin{array}{r} 10111010 \\ 00110011 \\ \hline 10111010 \end{array}$$

$$\begin{array}{r} 10111010 \\ 00110011 \\ \hline 10111010 \end{array}$$

$$\begin{array}{r} 10111010 \\ 00110011 \\ \hline 10111010 \end{array}$$

c=1, add '3'
Add end around
Carry to the
result.

$$\begin{array}{r} 10111010 \\ 00110011 \\ \hline 10111010 \end{array}$$

$$\begin{array}{r} 10111010 \\ 00110011 \\ \hline 10111010 \end{array}$$

$$21-12=$$

$$\begin{array}{r} 21 \\ 12 \\ \hline 09 \end{array}$$

$$\begin{array}{r} 09 \\ 33 \\ \hline 312 \end{array}$$

$$\begin{array}{r} 312 \\ 312 \\ \hline 00111100 \end{array}$$

$$\begin{array}{r} 00111100 \end{array}$$

Sub 645-319

$$645 + 333 = 978$$

$$319 + 333 = 642$$

complement of N

$$642 \rightarrow \begin{array}{ccc} 0110 & 0100 & 1100 \\ 1001 & 1011 & 0011 \end{array}$$

M+N's complement of N

$$978 \rightarrow \begin{array}{ccc} 1001 & 0111 & 1000 \\ 1001 & 1011 & 0011 \end{array}$$

c=1
add '3'

$$\begin{array}{ccc} 1) 0011 & 0010 & 1011 \\ 0011 & 0011 & 0011 \\ \hline 0110 & 0101 & 1000 \\ 0001 & & \\ \hline 0110 & 0101 & 1001 \\ 6 & 5 & 9 \end{array}$$

c=0 sub 3

Gray code:

In gray code each code difference in one bit position so it is called as unique distance code.

→ These codes are also called as cyclic codes and reflective codes.

Decimal	1bit	2bit	3bit	4bit	5bit binary
0	0	00	000	0000	00000
1	1	01	001	0001	00001
2		11	011	0011	00010
3		10	010	0010	00011
4			110	0110	00100
5			111	0111	00101
6			101	0101	00110
7			100	0100	00111
8				1100	10000
9				1101	10001
10					10010
11					10011
12					10100
13					10101
14					10110
15					10111

Binary to gray conversion:

consider Binary = MSB 11000 LSB

$B_4 \ B_3 \ B_2 \ B_1$

Gray = $G_4 \ G_3 \ G_2 \ G_1$

$$G_4 = B_4 ; G_3 = B_4 \oplus B_3 ; G_2 = B_3 \oplus B_2 ; G_1 = B_2 \oplus B_1$$

Ex-OR

0 0 0

0 1 1

1 0 1

1 1 0

convert Binary 101011011 to gray code.

1 0 1 0 1 1 0 1 1
1 1 1 1 1 0 1 1 0

convert Binary 101011011011 to gray code.

1 0 1 0 1 1 0 1 1 0 1 1
1 1 1 1 1 0 1 1 0 1 1 0

Gray to Binary conversion:

Gray = MSB LSB

G₄ G₃ G₂ G₁

Binary = B₄ B₃ B₂ B₁

$B_4 = G_4$; $B_3 = B_4 \oplus G_3$; $B_2 = B_3 \oplus G_2$; $B_1 = B_2 \oplus G_1$

convert given 1100101011 gray to Binary.

1 1 0 0 1 0 1 0 1 1
↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓
1 0 0 0 1 1 0 0 1 0

convert given 111110110110 gray to Binary

1 1 1 1 1 0 1 1 0 1 1 0
↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓
1 0 1 0 1 1 0 1 1 0 1 1

Axiomatic Definition of Boolean Algebra and Switching functions:

Laws of Boolean Algebra [properties of Boolean Algebra]

postulates	(a)	(b)
1. postulate 2	$A+0=A$	$A' \cdot 1=A$
2. postulate 5	$A+\bar{A}=1$	$A \cdot \bar{A}=0$
3. postulate 3 (commutative law)	$A+B=B+A$	$AB=BA$
4. postulate 4 (Distributive law)	$A(B+C)=AB+AC$	$A+BC=(A+B)(A+C)$
5. postulate 1 (Associative law)	$A+(B+C)=(A+B)+C$ $(AB)C=A(BC)$	

→ In 1854 George boole introduced a systematic treatment of logic and developed for the purpose an algebraic system ^{now it} known is called "Boolean Algebra".

→ Boolean Algebra is like mathematical system defined with Set of elements. Operators and numbers of postulates.

→ Boolean Algebra is a system of mathematical logic it is different from both ordinary algebra and the binary number system.

→ For Boolean $1+1=1$

→ For Binary $1+1=0$, carry=1

Basic theorems and properties:

Duality Theorem:

principal of duality theorem ^{says} states that starting with boolean relation, you can derive another boolean relation by

- changing each OR GATE sign to AND sign
- changing each AND sign to OR sign
- complementing any 0 (or) 1 appearing in the expression

Example: Dual of relation $A + \bar{A} = 1$ is $A \cdot \bar{A} = 0$

Basic Theorems:

theorem 1(a) $A + A = A$

$$0 + 0 = 0$$

$$1 + 1 = 1$$

proof: $A + A = (A + A) \cdot 1$

$$= (A + A)(A + \bar{A})$$

$$= AA + A\bar{A} + \bar{A}A + \bar{A}\bar{A}$$

$$= A(A + \bar{A}) + \bar{A}(A + \bar{A})$$

$$= A + \bar{A} = A(1 + 1) = A$$

theorem 1(b) $A \cdot A = A$

$$0 \cdot 0 = 0$$

$$1 \cdot 1 = 1$$

proof: $A \cdot A = A \cdot A + 0$

$$= A \cdot A + A\bar{A}$$

$$= A(A + \bar{A})$$

$$A \cdot A = A(1)$$

$$A \cdot A = A$$

Theorem (2a) $A+1=1$

$$1+0=1$$

$$1+1=1$$

proof: $A+1=1 \cdot (A+1)$

$$= (A+\bar{A})(A+1)$$

$$= AA + A + \bar{A}A + \bar{A}$$

$$= A(A+\bar{A}) + A + \bar{A}$$

$$= A + A + \bar{A}$$

$$= A + \bar{A}$$

$$A+1=1$$

Theorem (2b) $A \cdot 0 = 0$

$$0 \cdot 0 = 0$$

$$0 \cdot 1 = 0$$

proof: $A \cdot 0 = 0$ by duality of theorem 2(a)

Theorem (3) $\bar{\bar{A}} = A$

$$\bar{0} = 1 \quad \bar{1} = 0$$

$$\bar{\bar{A}} = A$$

proof: complement of $\bar{A}$ is A and also $\bar{\bar{A}}$

Theorem (4a) $A + AB = A$

proof: $A + AB = A \cdot 1 + AB$

$$= A(1+B)$$

$$= A \cdot 1$$

$$A + AB = A$$

theorem (4 b) $A(A+B) = A$

proof:
$$\begin{aligned} A(A+B) &= A \cdot A + AB \\ &= A \cdot A + AB \\ &= A + AB \\ &= A(1+B) \end{aligned}$$

$$A(A+B) = A$$

theorem 5(a) $A(\bar{A}+B) = AB$

proof:
$$A(\bar{A}+B) = (A+AB)(\bar{A}+B)$$

$$= A\bar{A} + AB + A\bar{A}B + ABB$$

$$= A\bar{A} + AB + ABB$$

$$= AB + AB$$

$$A(\bar{A}+B) = AB$$

Substitute 4(a)

$$A+AB = A$$

theorem 5(b) $A + \bar{A}B = A + B$

proof:
$$A + \bar{A}B = A + \bar{A}B + \bar{A}B$$

$$= A + B(A + \bar{A})$$

$$= A + B(1)$$

$$= A + B$$

[∵ from 4(a)
 $A = A + AB$]

Demorgan's Theorem: (or) Demorgan's laws:

Demorgan's suggested two theorems that form an important part of a boolean algebra in the equation form there are two types:

i) $\overline{A+B} = \bar{A} \cdot \bar{B}$

Demorgan's first law

ii) $\overline{AB} = \bar{A} + \bar{B}$

second law

$$(i) \overline{A+B} = \bar{A} \cdot \bar{B}$$

A	B	A+B	$\overline{A+B}$	$\bar{A} \cdot \bar{B}$
0	0	0	1	1
0	1	1	0	0
1	0	1	0	0
1	1	1	0	0

$$(ii) \overline{AB} = \bar{A} + \bar{B}$$

A	B	AB	$\overline{AB}$	$\bar{A} + \bar{B}$
0	0	0	1	1
0	1	0	1	1
1	0	0	1	1
1	1	1	0	0

consensus theorems:

In simplification of boolean expression an expression of the form $AB + \bar{A}C + BC$ the term BC is redundant and can be eliminated to form the equivalent expression $AB + \bar{A}C$ the theorem used for the simplification is known as

consensus theorem and it is stated as $AB + \bar{A}C + BC = AB + \bar{A}C$

proof:

$$AB + \bar{A}C + BC = AB + \bar{A}C$$

Proof

$$AB + \bar{A}C + BC(1)$$

$$= AB + \bar{A}C + BC(A + \bar{A})$$

$$= AB + \bar{A}C + ABC + \bar{A}BC$$

$$= AB(1+C) + \bar{A}C(1+B)$$

$$= AB + \bar{A}C$$

$$AB + \bar{A}C + BC = AB + \bar{A}C$$

$$A + \bar{A} = 1$$

$$1 + C = 1$$

$$1 + B = 1$$

Solving by using consensus theorem.

$$\bar{A}\bar{B} + AC + B\bar{C} + \bar{B}C + AB$$

$$\bar{A}\bar{B} + AC + \bar{B}C + B\bar{C} + AB$$

$$= \bar{A}\bar{B} + AC + B\bar{C} + AB$$

$$= \bar{A}\bar{B} + AC + B\bar{C}$$

$$\begin{aligned} AC + B\bar{C} + AB &= AC + B\bar{C} \\ AC + B\bar{C} + AB &= AC + B\bar{C} \end{aligned}$$

Solve $(A+B)(\bar{A}+C)(B+C) = (A+B)(\bar{A}+C)$

$$[A\bar{A} + AC + \bar{A}B + BC](B+C) = A\bar{A} + AC + \bar{A}B + BC$$

$$A \cdot \bar{A}B + ABC + \bar{A}BB + BBC + A\bar{A}C + ACC + \bar{A}BC + BCC = A\bar{A} + AC + \bar{A}B + BC$$

$$0 + ABC + \bar{A}B + BC + 0 + AC + \bar{A}BC + BC = 0 + AC + \bar{A}B + BC$$

$$BC(1+A) + \bar{A}B(1+C) + AC + BC = AC + \bar{A}B$$

$$BC + \bar{A}B + AC + BC = AC + \bar{A}B$$

$$\bar{A}B + AC + BC + BC = AC + \bar{A}B$$

$$\bar{A}B + AC + BC = AC + \bar{A}B$$

$$\bar{A}B + AC = \bar{A}B + AC$$

$$LHS = RHS$$

Find the complement of $A+B+AB\bar{C}$

$$\overline{(A+B)+AB\bar{C}}$$

$$(\overline{A+B})(\overline{AB\bar{C}})$$

$$\bar{A}\bar{B}[\overline{AB\bar{C}}]$$

$$\bar{A}\bar{B}[\bar{A}+\bar{B}+C]$$

$$= \bar{A}\bar{A}\bar{B} + \bar{A}\bar{B}\bar{B} + \bar{A}\bar{B}C$$

$$= \bar{A}\bar{B} + \bar{A}\bar{B} + \bar{A}\bar{B}C$$

demorgan's law

$$\begin{aligned} \overline{A+B} &= \bar{A}\bar{B} \\ \overline{AB\bar{C}} &= \bar{A} + \bar{B} + C \end{aligned}$$

$$= \overline{A}\overline{B} + \overline{A}\overline{B}C$$

$$= \overline{A}\overline{B} (1+C)$$

$$= \overline{A}\overline{B}$$

Switching Functions or boolean functions:

→ Boolean expressions are ^{constructed} connected by boolean connecting the boolean constants and variables with boolean operation.

→ These boolean expressions are also known as Boolean formula.

→ Use boolean expression to describe boolean function

$$f(A, B, C, D) = \boxed{A} + \boxed{BC} + \boxed{ACD}$$

↓ boolean function
 ↑↑↑ literals
 ↑ product term

The literals and terms are arranged in one of the two form

(i) SOP (sum of product).

$$\text{Ex: } f(A, B, C) = \underline{AB} + \underline{AC}$$

↓
Boolean function

Boolean expression

(ii) POS (product of sum)

$$\text{Ex: } f(A, B, C) = (A+B)(B+C)$$

M - Notations

Minterms & Maxterms

variables A B C	Min terms m_i	Max terms M_i
0 0 0	$\bar{A}\bar{B}\bar{C} = m_0$	$A+B+C = M_0$
0 0 1	$\bar{A}\bar{B}C = m_1$	$A+B+\bar{C} = M_1$
0 1 0	$\bar{A}B\bar{C} = m_2$	$A+\bar{B}+C = M_2$
0 1 1	$\bar{A}BC = m_3$	$A+\bar{B}+\bar{C} = M_3$
1 0 0	$A\bar{B}\bar{C} = m_4$	$\bar{A}+B+C = M_4$
1 0 1	$A\bar{B}C = m_5$	$\bar{A}+B+\bar{C} = M_5$
1 1 0	$AB\bar{C} = m_6$	$\bar{A}+\bar{B}+C = M_6$
1 1 1	$ABC = m_7$	$\bar{A}+\bar{B}+\bar{C} = M_7$

Canonical form Boolean expression contain all i/p variables either in true form (or) its complement form

Canonical SOP $\rightarrow AB\bar{C} + A\bar{B}C + \bar{A}BC$

Canonical POS $\rightarrow (A+B+\bar{C})(A+\bar{B}+C)(\bar{A}+B+C)$

Standard form It doesn't contain all i/p variables in each term.

Sn standard SOP $\rightarrow AB + BC + CA$

standard POS $\rightarrow (A+B)(B+C)(C+A)$

Converting SOP to ^{Canonical SOP} SSOP: (min terms)

- Find missing literal in each product term.
- AND each product term having missing literals with terms formed by ORING the literal and its complement.
- Expand the terms by applying distributive law and re-order the product terms.
- Reduce the expression by using $A+A=A$

Steps to convert POS to ^{Canonical POS} SPOS form (max term)

- Find missing literal in each sum term
- OR each sum term having missing literal form by AND ing the literal and its complement.
- Expand the terms by applying distributive law and re-order the sum terms.
- Reduce the expression by using $A \cdot A = A$

Ex: convert given expression to ^{Canonical} standard SOP form.

$$f(A, B, C) = AC + AB + BC$$

$$SOP \rightarrow SSOP \rightarrow (\text{min term (or) canonical min}) \Sigma m$$

$$= AC + AB + BC$$

$$= AC(B + \bar{B}) + AB(C + \bar{C}) + BC(A + \bar{A})$$

$$= ABC + A\bar{B}C + ABC + AB\bar{C} + ABC + \bar{A}BC$$

$$= \underset{111}{ABC} + \underset{101}{A\bar{B}C} + \underset{110}{AB\bar{C}} + \underset{011}{\bar{A}BC}$$

$$m_7 + m_5 + m_6 + m_3$$

$$\Sigma m(7, 5, 6, 3)$$

$$\Sigma m(3, 5, 6, 7)$$

Canonical Pos

Ex: convert given expression to Spos form (maxterm)

$$f(A, B, C) = (A+B)(\bar{B}+C)$$

$$\Rightarrow (A+B+C\bar{C})(\bar{B}+C+A\bar{A})$$

$$\Rightarrow [A+(B+C)(B+\bar{C})][\bar{B}+(C+A)(C+\bar{A})]$$

Write the minterms & maxterms for the following functions.

$$1. f = \Sigma(1, 4, 6, 7, 9)$$

$$\bar{A}\bar{B}\bar{C}D + \bar{A}B\bar{C}\bar{D} + \bar{A}B\bar{C}D + \bar{A}B\bar{C}D + A\bar{B}\bar{C}\bar{D}$$

$$2. f = \Pi M(3, 5, 7, 11, 14)$$

$$= (A+B+\bar{C}+\bar{D})(A+\bar{B}+C+\bar{D})(A+\bar{B}+\bar{C}+\bar{D}) \\ (\bar{A}+B+\bar{C}+\bar{D})(\bar{A}+\bar{B}+C+\bar{D})$$

$$3. f(A, B, C) = (A+B+\bar{C})(\bar{A}+B+\bar{C})(\bar{A}+\bar{B}+C)$$

$$= \Pi M(1, 5, 6)$$

$$4. f(A, B, C, D) = \bar{A}\bar{B}CD + A\bar{B}\bar{C}D + AB\bar{C}\bar{D}$$

$$= \Sigma M(3, 9, 12)$$

conversion from one canonical form to another.

$$1. f(A, B, C) = \Sigma m(0, 1, 2, 3, 5, 7)$$

$$= \Pi M(4, 6)$$

$$2. f(A, B, C, D) = \Pi M(3, 7, 10, 13, 14)$$

$$= \Sigma m(0, 1, 2, 4, 5, 6, 8, 9, 11, 12)$$

prove that $ABC + A\bar{B}C + AB\bar{C} = A(B+C)$

$$ABC + A\bar{B}C + AB\bar{C}$$

$$= AC(B + \bar{B}) + AB\bar{C}$$

$$= AC + AB\bar{C}$$

$$= A(C + B\bar{C})$$

$$= A(C + B)$$

$$= A(B + C)$$

$$\left[\begin{array}{l} A + \bar{A} = 1 \\ A + \bar{A}B = A + B \end{array} \right]$$

Simplify the expression

$$Z = AB + A\bar{B} (\bar{A} + \bar{C})$$

Demorgan's law $\overline{A+B} = \bar{A} \cdot \bar{B}$

$$\overline{AB} = \bar{A} + \bar{B}$$

$$= AB + A\bar{B} (\bar{A} + \bar{C})$$

$$= AB + A\bar{B} (A + C)$$

$$= AB + A\bar{B}A + A\bar{B}C$$

$$= AB + A\bar{B} + A\bar{B}C$$

$$= AB + A\bar{B} (1 + C)$$

$$= AB + A\bar{B}$$

$$= A(B + \bar{B})$$

$$= A$$

QD.

* $\bar{B} \bar{C} D + (\bar{B} + \bar{C} + D) + \bar{B} \bar{C} \bar{D} E$ simplify the equation (or)

minimize the given eqn

$$\bar{B} \bar{C} D + (\bar{B} + \bar{C}) (\bar{D}) + \bar{B} \bar{C} \bar{D} E$$

$$= \bar{B} \bar{C} D + (\bar{B} \bar{C}) (\bar{D}) + \bar{B} \bar{C} \bar{D} E$$

$$= \bar{B} \bar{C} D + \bar{B} \bar{C} \bar{D} + \bar{B} \bar{C} \bar{D} E$$

$$= \overline{B} \overline{C} D + \overline{B} \overline{C} \overline{D} (1+E)$$

$$= \overline{B} \overline{C} D + \overline{B} \overline{C} \overline{D}$$

$$\left[\begin{array}{l} 1+A=1 \\ A+\overline{A}=1 \end{array} \right]$$

$$= \overline{B} \overline{C} (D+\overline{D}) = \overline{B} \overline{C}$$

Q8.

Simplify the expression $y = AB + \overline{A} \overline{C} + A \overline{B} C (AB + C)$

$$= AB + \overline{A} \overline{C} + A \overline{B} C AB + A \overline{B} C C$$

$$= AB + \overline{A} \overline{C} + A \overline{B} C$$

$$\left[\begin{array}{l} A \cdot \overline{A} = 0 \\ A + A \overline{B} = A + \overline{B} \end{array} \right]$$

$$= AB + \overline{A} + \overline{C} + A \overline{B} C$$

$$= A(B + \overline{B} C) + \overline{A} + \overline{C}$$

$$= A(B + C) + \overline{A} + \overline{C}$$

Q9.

Compliment of the boolean function:

$$f = (b\overline{c} + \overline{a}d)(a\overline{b} + c\overline{d}) = \overline{(b\overline{c} + \overline{a}d)(a\overline{b} + c\overline{d})}$$

$$f = \overline{\underbrace{(b\overline{c} + \overline{a}d)}_A \underbrace{(a\overline{b} + c\overline{d})}_B}$$

$$= \overline{\left(\underbrace{b\overline{c}}_A \right) \left(\overline{a}d \right)_B} + \overline{\left(\underbrace{a\overline{b}}_A \right) \left(\underbrace{c\overline{d}}_B \right)}$$

$$= (\overline{b\overline{c}}) (\overline{\overline{a}d}) + (\overline{a\overline{b}}) (\overline{c\overline{d}})$$

$$= (\overline{b} + \overline{\overline{c}}) (\overline{\overline{a}} + \overline{d}) + (\overline{a} + \overline{\overline{b}}) (\overline{c} + \overline{\overline{d}})$$

$$= (\overline{b} + c) (\overline{a} + \overline{d}) + (\overline{a} + b) (\overline{c} + d)$$

Q10.

Simplify the logic function $f(A, B, C, D) = AB + AC + C + AD +$

$$ABC + ABC$$

$$= AB + C(1+A) + AD + ABC$$

$$= AB + C + AD + ABC$$

$$= AB(1+C) + C + AD$$

$$= AB + C + AD$$

$$= A(B+D) + C$$

$\overline{A}$	A
1	0
0	1

Q.1. $A+B+\bar{A}\bar{B}C$ reduce (or) minimize (or) simplify

$$(A+B) + \bar{A}\bar{B}C$$

$$= A + \bar{A}B + \bar{A}\bar{B}C$$

$$= A + \bar{A}(B + \bar{B}C)$$

$$= A + \bar{A}(B + C)$$

$$= A + \bar{A}B + \bar{A}C$$

$$= A + C + \bar{A}B$$

$$= A + \bar{A}B + C$$

$$= A + B + C$$

$$\begin{cases} A + \bar{A}B = A + B \\ B + \bar{B}C = B + C \end{cases}$$

Q.2.

Digital Logic Gates:

Logic gate is the fundamental building block of digital


System the name logic gate is derived because the output and input patterns assigned logically.

Logic gates are the basic elements that makes a digital system

these are logic gates (NOT, AND, OR, NAND, NOR, EXOR, EXNOR)

A gate is a circuit with one or more input voltages but only one output voltage.


1. NOT (or) Inverter Gate:



Truth Table

A	$\bar{A}$
0	1
1	0

2. AND Gate:



Truth Table

A	B	$Y = AB$
0	0	0
0	1	0
1	0	0
1	1	1

3. OR Gate:



Truth Table

A	B	$Y = A + B$
0	0	0
0	1	1
1	0	1
1	1	1


4. NOR Gate:



Truth Table

A	B	$Y = \overline{A+B}$
0	0	1
0	1	0
1	0	0
1	1	0


5. NAND Gate:



Truth Table

A	B	$Y = \overline{AB}$
0	0	1
0	1	1
1	0	1
1	1	0


6. Ex-OR gate: [Exclusive -OR]



Truth Table

A	B	$Y = \overline{A}B + A\overline{B}$
0	0	0
0	1	1
1	0	1
1	1	0

7. Ex-NOR Gate:



Truth Table


A	B	$Y = AB + \overline{A}\overline{B}$
0	0	1
0	1	0
1	0	0
1	1	1

properties of Ex-OR gate:

1. $A \oplus A = 0$
2. $A \oplus \bar{A} = 1$
3. $A \oplus 1 = \bar{A}$
4. $A \oplus 0 = A$
5. Ex-OR as a modulo 2 adder
6. $(AB) \oplus (AC) = A(B \oplus C)$
7. $A \oplus B = C$ then
 - $A \oplus C = B$
 - $B \oplus C = A$
 - $A \oplus B \oplus C = 0$

construct the logic diagram for the given expression


Q1. $Y = AC + ABC + \bar{A}BC + AB + D$




Q2. Universal gates - multilevel NAND/NOR Realization:

- NAND and NOR gates are known as universal gate since any logic function can be implemented using NAND or NOR gates and also we can implement any circuit.
- NAND gate is most preferable than NOR gate if consumes less power


1. Using NAND gate generate (or) implement NOT gate:



2. Using NAND gate generate AND gate:




3. Using NAND gate generate OR gate:






4. Using NOR gate generate NOT gate:



5. Using NOR gate generate AND gate:



6. Using NOR gate generate OR gate:



NAND & NOR Implemented

Q. Conversion of AND/OR/NOT logic to NAND/NOR logic gate:

Steps: To reduce Ic's required we can use NAND or NOR gates to implement Boolean expression

1. AND (or) OR logic

2. If NAND hardware has been chosen add bubbles output of each AND gate and input said of OR gates.

3. If NOR hardware has been chosen add bubbles output of each OR gate and input said of each AND gate.


4. Add inverter for each bubble

5. Eliminate double inverters.


6. Replace bubbled OR gate by NAND and bubbled AND gate by NOR gate.

Ex: ^{Q8} Complement (or) construct given Boolean expression $\overline{(A+B)C}D$ by using NAND gate?


1. Draw AND/OR logic:




2. Add bubble at o/p side of AND of i/p side of OR gate:




3. Add inverter for each Bubble:



4. Eliminate double inversion:









5. Replace bubbled OR by NAND and replace invert by single i/p NAND



Q6

Implement given expression for Ex-OR by using NAND gate.



$$Y = \bar{A}B + A\bar{B} \text{ (or) } A \oplus B$$







NOR gate implementation by using NOR

Ex-NOR by using NOR gate:

$$Y = AB + \bar{A}\bar{B}$$







NAND - NAND implementation: (SOP form).

1. Simplify the boolean function it is in SOP form
2. All AND gates are changed to NAND gates and OR gate to bubbled OR gates.
3. if boolean function include any single literal draw NAND gate for each single literal.

Ex: $F = ABC + DE + F$ implement given boolean function by using NAND - NAND implementation.

$$(\bar{A}\bar{B} = \bar{A} \times \bar{B})$$



Ex: $AC + ABC + \overline{A}BC + AB + D$
 $\overline{A}\overline{B} + \overline{A}C + \overline{B}C$

NOR - NOR Implementation (Pos form):

1. Simplify the given boolean function in the form pos form
2. Draw NOR gate for each sum term that has two or more literals.
3. If boolean function includes any single literal Draw a NOR gate for each single literal
4. Draw a single NOR gate in the second level.

Ex: $f = AC + BC + AB + D$ Implement the given boolean expression by using NOR - NOR implementation.

$$f = AC + BC + AB + D$$



Apply DeMorgan's Theorem

$$\overline{f} = \overline{\underbrace{AC + BC}_a + \underbrace{AB + D}_b}$$

$$= (\overline{AC + BC})(\overline{AB + D})$$

$$= (\overline{A}\overline{C})(\overline{B}\overline{C})(\overline{A}B)(\overline{D})$$

$$= (\overline{A} + \overline{C})(\overline{B} + \overline{C})(\overline{A} + B)(\overline{D}) \rightarrow \text{pos form}$$



$f = AC + BC + AB + D$ implement by using
NOR-NOR implementation

$$f = AC + BC + AB + D \rightarrow \text{SOP}$$

We need to convert into POS
by applying De Morgan's theorem to its
Complement


$$\overline{AC + BC + AB + D}$$

$$(\overline{AC + BC})(\overline{AB + D})$$


$$(\overline{AC})(\overline{BC})(\overline{AB})(\overline{D})$$

$$(\overline{A} + \overline{C})(\overline{B} + \overline{C})(\overline{A} + \overline{B})(\overline{D}) \rightarrow \text{POS}$$

$$\left[\begin{array}{l} \overline{A+B} = \overline{A} \cdot \overline{B} \\ \overline{AB} = \overline{A} + \overline{B} \end{array} \right]$$



Add bubble of side of OR gate & 1st AND




Add Inverter for each bubble
eliminate double
Inverters



3

Replace bubbled AND by NOR, & Invert by single i/p NOR.



Signed Binary Numbers:

1. Unsigned Numbers:

→ It contains only magnitude

→ +ve number

$$\text{decimal number} = (108)_{10}$$

$$= (1101100)_2$$

2. Signed Numbers:

System can't understand symbol so we use sign

representation Signed number represent in 3 ways.

a) Sign Magnitude form:

$$\begin{array}{c} \text{0} \\ \text{sign} \end{array} \quad \begin{array}{c} 1101100 \\ \text{magnitude} \end{array} \rightarrow +108 \rightarrow \text{Total 8 bits}$$

$$\begin{array}{c} \text{1} \\ \text{sign} \end{array} \quad \begin{array}{c} 1101100 \\ \text{magnitude} \end{array} \rightarrow -108$$

b) 1's comp form:

$$+108 \rightarrow 01101100 \rightarrow$$

$$-108 \rightarrow 10010011 \rightarrow \text{1's comp}$$

c) 2's comp form:

$$+108 \rightarrow 01101100 \rightarrow$$

$$-108 \rightarrow 10010011 \rightarrow \text{1's comp}$$

$$\begin{array}{r} 10010011 \\ + 000001 \\ \hline 10010100 \rightarrow \text{2's comp} \end{array}$$

1) $81 + 96 \rightarrow 01100000$
2) $-96 \rightarrow +11000000$

$$\begin{array}{r} +68 \rightarrow 01000100 \\ -68 \rightarrow 11000100 \end{array}$$

Find signed binary addition for the following numbers using 2's comp form.

1) $-6, +13$.

$$\begin{array}{r}
 -6 \rightarrow 11111010 \\
 +13 \rightarrow 00001101 \\
 \hline
 \text{Ignore carry} \rightarrow 00000111 \\
 \text{Carry} \rightarrow +7 \\
 -6 + 13 = +7 \text{ Ans.}
 \end{array}$$

$$\begin{array}{r}
 +6 \rightarrow 00000110 \\
 \text{1's comp } -6 \rightarrow 11111001 \\
 \hline
 \text{2's comp } 11111010 \\
 +13 \rightarrow 00001101 \\
 -13 \rightarrow 11110010 \\
 \hline
 \text{2's } 11110011
 \end{array}$$

2) $+6, -13$

$$\begin{array}{r}
 +6 \rightarrow 00000110 \\
 -13 \rightarrow 11110001 \\
 \hline
 -7
 \end{array}$$

$$\begin{array}{r}
 +7 \rightarrow 00000111 \\
 -7 \rightarrow 11111000 \\
 \hline
 \text{2's comp } 11111001
 \end{array}$$

Answer correct.

ASCII

25 - #, 36 - \$, 37 - % and
 48 - 57 -> 0 to 9
 65 - 90 -> (A-Z)
 97 - 122 -> (a-z)
 126 -> ~

Ex: 10011011 00011111
 10011011 00011111 00111
 1001101 1000111 1100111
 77m 71u 103g

Convert to ASCII

Ans is mag.

Ex: ASCII is 66 99 52
 0(66) c(99) 4(52)
 1000010 1100011 0110100

Q1: 10011111001111101111 into ASCII?
 Q2: ASCII 8848 to binary?

1) 1001111 1001111 1101111
 64 32 16 8 4 2 1 64 32 16 8 4 2 1 64 32 16 8 4 2 1
 79 79 0

Ans: 000

2) B(66) b(98) 4(52) 8(56)
 1000010 11000010 0110100 0111000

Other logic operations

16 different logic operations with 2 binary variables
 $2^{2n} = 2^{2 \times 2} \Rightarrow 2^4 = 16$. [n = 2 binary variables]

Truth tables for the 16 functions of two binary variables

X	Y	F ₀	F ₁	F ₂	F ₃	F ₄	F ₅	F ₆	F ₇	F ₈	F ₉	F ₁₀	F ₁₁	F ₁₂	F ₁₃	F ₁₄	F ₁₅
0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
0	1	0	0	0	0	1	1	1	1	0	0	0	0	1	1	1	1
1	0	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1
1	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1

Boolean Expressions for 16 Functions of two variables

Boolean function	Operator symbol	Name	Comments
$F_0 = 0$		Null	Binary constant 0
$F_1 = xy$	$x \cdot y$	AND	x and y
$F_2 = xy'$	x/y	Inhibition Transfer	x, but not y
$F_3 = x$			x
$F_4 = x'y$	y/x	Inhibition Transfer	y, but not x
$F_5 = y$			y
$F_6 = xy' + x'y$	$x \oplus y$	EX-OR	x or y, but not both
$F_7 = x + y$	$x + y$	OR	x or y
$F_8 = (x + y)'$	$x \downarrow y$	NOR	NOT-OR
$F_9 = xy + x'y'$	$(x \oplus y)'$	Equivalence	x equals y
$F_{10} = y'$	y'	Complement	NOT y
$F_{11} = x + y'$	$x \subset y$	Implication	If y, then x
$F_{12} = x'$	x'	Complement	NOT x
$F_{13} = x' + y$	$x \supset y$	Implication	If x, then y
$F_{14} = (xy)'$	$x \uparrow y$	NAND	NOT-AND
$F_{15} = 1$		Identity	Binary constant 1

Binary Storage (Saving data as 0's & 1's)

Computers store everything as 0's & 1's. One 0 or 1 is called a bit. It can store one bit (FF $\rightarrow$ Flip-Flop).

Registers (tiny super fast storage places)

Registers are small storage boxes inside the CPU. They hold numbers, instructions, or addresses while the CPU is working.

Ex. An 8-bit register can store 8 values of 0/1 like 10101011

Binary Logic Binary logic means using only two values: 0 & 1.


0 = False/Off, 1 = True/On.

Computers use this logic to do all calculations and decisions. Ex. AND, OR, NOT gate.

Binary storage and registers

Binary information in a digital computer must have a physical existence in some medium for storing individual bits. A binary cell is a device that possesses two stable states and is capable of storing one bit (0 or 1) of information.

Registers Register is a contiguous group of binary cells. A register with n cells can store any discrete quantity of information that contains n bits.



Transfer of information among registers.

EDCDBA

A-Z

A-I

a-z

0-9

F0-F9

UNIT-II

GATE LEVEL MINIMIZATION

Drawback of boolean Algebraic method:

Simplify the given boolean expression by using theorem it is time taken process it requires 5 to 6 steps.

Advantage of k-map:

- k-map is ideally suitable for designing the combinational logic circuits using either sop (or) pos.
- k-map method provides a state straight forward procedure for minimising boolean function map method is first proposed by veitch and modified by karnaugh in 1953.
- It is also known as veitch diagram/karnaugh map/k-map/v-map/table method.
- The map is a diagram made up of squares where each square represent one min term or max term.
- For sop a boolean expression with the sum term can be plotted by placing 1 in each cell.
- For pos placing 0 in each cell.

2- variable k-map:

$2^2 = 4$ cells are required

	$\bar{B}$	B
$\bar{A}$	$\bar{A}\bar{B}$ 0	$\bar{A}B$ 1
A	$A\bar{B}$ 2	AB 3

	$\bar{B}\bar{C}$	$\bar{B}C$	BC
$\bar{A}$	$\bar{A}\bar{B}\bar{C}$ 0	$\bar{A}\bar{B}C$ 1	$\bar{A}BC$ 2
A	$A\bar{B}\bar{C}$ 4	$A\bar{B}C$ 5	ABC 7

4-variable k-map
 $2^4 = 16$ cells

→ once the function have to u

→ Grouping

Pair:

A pair

cancel

Quar

Quar

vario

Octa

Octo

A \ BC	$\bar{B}\bar{C}$	$\bar{B}C$	$B\bar{C}$	BC
$\bar{A}$	$\bar{A}\bar{B}\bar{C}$ 0	$\bar{A}\bar{B}C$ 1	$\bar{A}B\bar{C}$ 3	$\bar{A}BC$ 2
A	$A\bar{B}\bar{C}$ 4	$A\bar{B}C$ 5	$AB\bar{C}$ 7	ABC 6

3-variable k-map:

$2^3 = 8$ cells.

4-variable k-map:

$2^4 = 16$ cells.

AB \ CD	$\bar{C}\bar{D}$	$\bar{C}D$	CD	$C\bar{D}$
$\bar{A}\bar{B}$	$\bar{A}\bar{B}\bar{C}\bar{D}$ 0	$\bar{A}\bar{B}\bar{C}D$ 1	$\bar{A}\bar{B}C\bar{D}$ 3	$\bar{A}\bar{B}CD$ 2
$\bar{A}B$	$\bar{A}B\bar{C}\bar{D}$ 4	$\bar{A}B\bar{C}D$ 5	$\bar{A}B C\bar{D}$ 7	$\bar{A}B CD$ 6
AB	$AB\bar{C}\bar{D}$ 12	$AB\bar{C}D$ 13	$AB C\bar{D}$ 15	$AB CD$ 14
$A\bar{B}$	$A\bar{B}\bar{C}\bar{D}$ 8	$A\bar{B}\bar{C}D$ 9	$A\bar{B} C\bar{D}$ 11	$A\bar{B} CD$ 10

[Here follow Gray code Rule]

at a time one bit position is different

→ once the boolean function is plotted on the k-map we have to use grouping technique to simplify the boolean function

→ Grouping is combining terms in adjacent cells.

Pair:

A pair is a group of two adjacent cells in a k-map it cancels one variable in simplification

Quard:

Quard is a group of four adjacent cells it cancels two variable in simplification

Octate:

Octate is a group of 8-adjacent cells in a k-map it

Cancel three variables in simplification


Minimal SOP Forms:

- plot the k-map and place 1's in those cells
- check the k-map for adjacent 1's and encircle the isolated 1's.
- check for quads and octates of adjacent 1's.
- Make sure there are minimum no of groups


Ex: Minimize the expression by using k-map: & realize with NAND gate

$$Y = A\bar{B}C + \bar{A}\bar{B}C + \bar{A}BC + A\bar{B}\bar{C} + \bar{A}\bar{B}\bar{C}$$

$$10110 \quad 001 \quad 011 \quad 100 \quad 000$$



$$f = (A, B, C, D) = \Sigma (0, 2, 6, 8, 10)$$



$$f = \bar{B}\bar{D} + \bar{A}C\bar{D}$$

Minimize the exp using k-map

$$y = \sum m(1, 5, 7, 9, 11, 13, 15)$$

	$\bar{C}\bar{D}$	$\bar{C}D$	CD	$C\bar{D}$	
$\bar{A}\bar{B}$	0	1	3	2	$\rightarrow \bar{A}\bar{C}D$
$\bar{A}B$	4	5	7	6	
AB	12	13	15	14	$\rightarrow BD$
$A\bar{B}$	8	9	11	10	$\rightarrow AD$

$$y = AD + BD + \bar{A}\bar{C}D$$

$$f(A, B, C, D) = \sum m(0, 1, 4, 8, 9, 10)$$

	$\bar{C}\bar{D}$	$\bar{C}D$	CD	$C\bar{D}$	
$\bar{A}\bar{B}$	0	1	3	2	$\rightarrow \bar{B}\bar{C}$
$\bar{A}B$	4	5	7	6	$\rightarrow \bar{A}\bar{C}\bar{D}$
AB	12	13	15	14	
$A\bar{B}$	8	9	11	10	$\rightarrow A\bar{B}\bar{D}$

$$f = \bar{B}\bar{C} + \bar{A}\bar{C}\bar{D} + A\bar{B}\bar{D}$$

$$y = \sum m(0, 1, 2, 5, 13, 15)$$

	$\bar{C}\bar{D}$	$\bar{C}D$	CD	$C\bar{D}$	
$\bar{A}\bar{B}$	0	1	3	2	$\rightarrow \bar{A}\bar{B}\bar{C}$
$\bar{A}B$	4	5	7	6	$\rightarrow \bar{A}\bar{B}\bar{D}$
AB	12	13	15	14	$\rightarrow B\bar{C}D$
$A\bar{B}$	8	9	11	10	$\rightarrow ABD$

$$y = \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}\bar{D} + B\bar{C}D + ABD$$

$$y = \sum m(0, 1, 2, 3, 4, 5, 6, 9, 12, 13, 14)$$

	$\bar{C}\bar{D}$	$\bar{C}D$	CD	$C\bar{D}$	
$\bar{A}\bar{B}$	0	1	3	2	$\rightarrow \bar{A}\bar{B}$
$\bar{A}B$	4	5	7	6	$\rightarrow B\bar{D}$
AB	12	13	15	14	
$A\bar{B}$	8	9	11	10	$\rightarrow A\bar{C}D$

$$y = \sum m(1, 2, 9, 10, 11, 14, 15)$$

	$\bar{C}\bar{D}$	$\bar{C}D$	CD	$C\bar{D}$	
$\bar{A}\bar{B}$	0	1	3	2	$\rightarrow \bar{B}\bar{C}D + \bar{B}C\bar{D}$ $B(\bar{C}D + C\bar{D})$ $[\bar{B}(C \oplus D)]$
$\bar{A}B$	4	5	7	6	
AB	12	13	15	14	$\rightarrow AC$
$A\bar{B}$	8	9	11	10	

Minimize the expression $y = \bar{A}\bar{B}\bar{C}\bar{D} + \bar{A}\bar{B}\bar{C}D + \bar{A}B\bar{C}\bar{D} + \bar{A}B\bar{C}D + \bar{A}B\bar{C}\bar{D} + \bar{A}B\bar{C}D + \bar{A}B\bar{C}\bar{D} + \bar{A}B\bar{C}D$


	$\bar{C}\bar{D}$	$\bar{C}D$	CD	$C\bar{D}$	
$\bar{A}\bar{B}$	0	1	3	2	$\rightarrow \bar{A}\bar{B}C\bar{D}$
$\bar{A}B$	4	5	7	6	
AB	12	13	15	14	$\rightarrow AC$
$A\bar{B}$	8	9	11	10	

$y = \sum m(0, 1, 2, 4, 5)$ minimize the exp using k-map & draw the logic diagram.

	$\bar{B}\bar{C}$	$\bar{B}C$	BC	$B\bar{C}$	
$\bar{A}$	0	1	3	2	$\rightarrow \bar{A}\bar{C}$
A	4	5	7	6	

$$y = \bar{B} + \bar{A}\bar{C}$$

Logic diagram



Drawbacks of

Don't care conditions:

- An incompletely specified function is a don't care condition


A don't care condition is either '0' (or) '1' in order to produce the simplest o/p expression.

A	B	C	Y
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	x
1	1	1	x

* In some logic circuits, certain i/p conditions never occur therefore the corresponding o/p never appears

* In such cases the O/p level is not defined if it can be either High (or) low

* Here to make a quad by placing '1'



Find the reduced SOP form of the following function.

$$f(A, B, C, D) = \sum m(1, 3, 5, 7, 11, 15) + \sum d(0, 2, 4)$$

	$\bar{C}\bar{D}$	$\bar{C}D$	CD	$C\bar{D}$
$\bar{A}\bar{B}$	X ₀	1 ₁	1 ₃	X ₂
$\bar{A}B$	X ₄	1 ₅	1 ₇	
AB			1 ₁₁	
$A\bar{B}$			1 ₁₅	

$$f = \bar{A}\bar{B} + \bar{A}D + CD$$

$$f(A, B, C) = \sum m(0, 7, 8, 9, 10, 12) + \sum d(2, 5, 13)$$

	$\bar{C}\bar{D}$	$\bar{C}D$	CD	$C\bar{D}$
$\bar{A}\bar{B}$	1 ₀	1 ₁	3 ₃	X ₂
$\bar{A}B$		X ₅	1 ₇	
AB	1 ₁₂	X ₁₃	1 ₁₅	
$A\bar{B}$	1 ₈	1 ₉	1 ₁₁	1 ₁₀

$$f = \bar{A}BD + A\bar{C} + B\bar{D}$$

$$f(A, B, C, D) = \sum m(2, 3, 4, 5) + \sum d(10, 11, 12, 13, 14, 15)$$

	$\bar{C}\bar{D}$	$\bar{C}D$	CD	$C\bar{D}$
$\bar{A}\bar{B}$	0	1	3	2
$\bar{A}B$	4	5	7	6
AB	X12	X13	X15	X14
$A\bar{B}$	8	9	X11	X10

$$f = B\bar{C} + C\bar{B}$$

$$f(A, B, C, D) = \sum M(5, 7, 9, 11, 13, 14) + \sum d(2, 6, 10, 12, 15)$$

	$\bar{C}\bar{D}$	$\bar{C}D$	CD	$C\bar{D}$
$\bar{A}\bar{B}$	0	1	3	X2
$\bar{A}B$	4	5	7	X6
AB	X12	13	X15	14
$A\bar{B}$	8	9	11	X10

$$f = AD + BD + C\bar{D}$$

POS form:

$$f(A, B, C, D) = \sum \Pi M(1, 12, 15) + d(13, 3)$$

	$\bar{C}\bar{D}$	$\bar{C}D$	CD	$C\bar{D}$
$A+B$	0	1	3	2
$A+\bar{B}$	4	5	7	6
$\bar{A}+\bar{B}$	0	X13	0	15
$\bar{A}+B$	8	9	11	10

$$f = (A+B+\bar{D})(A+\bar{B}+\bar{D})(\bar{A}+\bar{B}+C)$$

$$f(A, B, C, D) = \Pi M(0, 3, 4, 7, 8, 10, 12, 14) + d(2, 6)$$

	$\bar{C} + \bar{D}$	$\bar{C} + D$	$C + D$	$C + \bar{D}$
$A + B$	0	1	0 3	X 2
$A + \bar{B}$	0 4	5	0 7	X 6
$\bar{A} + \bar{B}$	0 12	13	15	0 14
$\bar{A} + B$	0 8	9	11	0 10

$(\bar{C} + \bar{D}) \quad f = (D)(A + C)$

prime Implements and essential prime Implements:

Q. $f(A, B, C, D) = \sum m(3, 4, 5, 7, 9, 13, 14, 15)$

	$\bar{C} \bar{D}$	$\bar{C} D$	$C D$	$C \bar{D}$
$\bar{A} \bar{B}$	0	1	1 3	2
$\bar{A} B$	1 4	1 5	1 7	6
$A \bar{B}$	12	1 13	1 15	14
$A B$	8	1 9	11	10

$f = \bar{A} \bar{B} \bar{C} + \bar{A} C D + A \bar{C} D + A \bar{B} C$

Drawbacks of K-map technique:

→ It is a ^{manual} technique we cannot use computer

Q. $f = \sum m(0, 2, 3, 8, 9, 12, 13, 15)$

0		0	0
0	0	0	0
0	0		

$(\bar{A} + C)(\bar{A} + \bar{B} + \bar{D})(A + \bar{B} + \bar{C})(A + \bar{B} + D)$

		0	0
		0	0
0	0	0	0
0	0	0	0

0	0	0	0
0	0	0	0
0	0	0	0
0	0	0	0

2) $f(x, y, z) = \sum (3, 4, 6, 7)$


	yz	$\bar{y}z$	$y\bar{z}$	$\bar{y}\bar{z}$
$\bar{x}$	0	1	1	0
x	1	0	1	1

$\rightarrow \bar{x}yz + xyz = yz$

$\rightarrow x\bar{y}\bar{z} + xy\bar{z} = x\bar{z}$

Result = $yz + x\bar{z}$ Ans.

How to group too pair, Quad octet on K-map Examples



$$f(A, B, C, D) = \text{TM}(1, 12, 15) + \text{ed}(3, 13)$$

	$C+D$	$C+\bar{D}$	$\bar{C}+\bar{D}$	$\bar{C}+D$
$A+B$	0	1	3	2
$A+\bar{B}$	4	5	7	6
$\bar{A}+\bar{B}$	12	13	15	14
$\bar{A}+B$	8	9	11	10

$$f(A, B, C, D) = \text{TM}(0, 3, 4, 7, 8, 10, 12, 14) + d(2, 6)$$

	$C+D$	$C+\bar{D}$	$\bar{C}+\bar{D}$	$\bar{C}+D$
$A+B$	0	1	3	2
$A+\bar{B}$	4	5	7	6
$\bar{A}+\bar{B}$	12	13	15	14
$\bar{A}+B$	8	9	11	10

$$f(A, B, C, D) = (2, 3, 5, 6, 7, 10, 11, 13, 14, 15)$$

	$\bar{C}\bar{D}$	$\bar{C}D$	CD	$C\bar{D}$
$\bar{A}\bar{B}$			X	1
$\bar{A}B$			1	1
$A\bar{B}$	1	X	1	
AB	X	1	X	

	$\bar{C}\bar{D}$	$\bar{C}D$	CD	$C\bar{D}$
$\bar{A}\bar{B}$	1	1	X	
$\bar{A}B$	X	1	X	
$A\bar{B}$		1	1	1
AB		1	X	X

Prime Implicants & Essential Prime Implicants

$$f(A, B, C, D) = \sum (2, 3, 4, 5, 7, 9, 11, 13, 14, 15)$$

	00	01	11	10
00	0	1	1	0
01	1	1	1	0
11	0	1	1	1
10	0	1	0	1

each of these subcubes is called a prime implicant (PI). The prime implicant which contains at least one 1 which cannot be covered by any other prime implicant is called an essential prime implicant (EPI).

→ The prime implicant which is neither an essential prime implicant nor a redundant prime implicant is called a (selective PI).

5 variable k-map

$$f(A, B, C, D, E) = \sum m(0, 2, 5, 7, 13, 15, 18, 20, 21, 23, 28, 29, 31)$$

$\bar{A}=0$

gp1 ($\bar{A}BCE$)

	$\bar{D}\bar{E}$	$\bar{D}E$	DE	$D\bar{E}$
$\bar{B}\bar{E}$	0	1	3	2
$\bar{B}C$	4	5	7	6
BC	12	13	15	14
$B\bar{E}$	8	9	11	10

$A=1$

gp2 ($ABCE$)

(ND) gp4

	$\bar{D}\bar{E}$	$\bar{D}E$	DE	$D\bar{E}$
$\bar{B}\bar{E}$	6	17	19	18
$\bar{B}C$	20	21	23	22
BC	28	29	31	30
$B\bar{E}$	24	25	27	26

Simplify the following 5 variable Expression using k-map.

$$f(A, B, C, D, E, F) = \sum m(0, 5, 7, 8, 9, 13, 23, 24, 25, 28, 29, 37, 40, 41, 42, 43, 55, 56, 57, 60, 61)$$

$\bar{A}\bar{B}$

gp3 ($\bar{A}\bar{B}CDE$)

gp7 ($\bar{A}\bar{B}\bar{D}\bar{E}\bar{F}$)

gp7 ($\bar{B}\bar{C}\bar{D}\bar{E}\bar{F}$)

	$\bar{E}\bar{F}$	$\bar{E}F$	EF	$E\bar{F}$
$\bar{C}\bar{D}$	0	1	3	2
$\bar{C}D$	4	5	7	6
CD	12	13	15	14
$C\bar{D}$	8	9	11	10

$\bar{A}B$

gp4 ($\bar{B}\bar{C}\bar{D}\bar{E}F$)

gp4

	$\bar{E}\bar{F}$	$\bar{E}F$	EF	$E\bar{F}$
$\bar{C}\bar{D}$	16	17	19	18
$\bar{C}D$	20	21	23	22
CD	28	29	31	30
$C\bar{D}$	24	25	27	26

$\bar{A}B$

gp6


$\bar{A}\bar{B}\bar{C}\bar{D}$

	$\bar{E}\bar{F}$	$\bar{E}F$	EF	$E\bar{F}$
$\bar{C}\bar{D}$	32	33	35	34
$\bar{C}D$	36	37	39	38
CD	44	45	47	46
$C\bar{D}$	40	41	43	42

$\bar{A}B$

	$\bar{E}\bar{F}$	$\bar{E}F$	EF	$E\bar{F}$
$\bar{C}\bar{D}$	48	49	51	50
$\bar{C}D$	52	53	55	54
CD	60	61	63	62
$C\bar{D}$	56	57	59	58



5 variable k-map for pos



$$A+B = (C+\bar{E})(\bar{C}+\bar{E})(\bar{A}+D+E)$$

6 variable k-map for pos.


$$f = TTM(1, 3, 4, 5, 6, 9, 11, 12, 14, 15, 17, 19, 20, 21, 22, 23, 25, 27, 28, 30, 33, 35, 36, 38, 41, 43, 44, 46, 49, 51, 52, 54, 57, 59, 60, 62)$$



Ex 1 $f = \sum m(0, 2, 4, 8, 10, 13, 15, 16, 18, 20, 23, 24, 26, 32, 34, 40, 41, 42, 45, 47, 48, 50, 56, 57, 58, 60, 61)$



$AH = \overline{D}\overline{F} + \overline{A}\overline{C}\overline{E}\overline{F} + \overline{B}C\overline{D}\overline{F} + A\overline{C}\overline{E}\overline{F} + \overline{A}B\overline{C}\overline{D}\overline{E} + \overline{A}B\overline{C}DEF$



$f = \sum m(0, 5, 7, 8, 9, 12, 13, 23, 24, 25, 26, 29, 37, 40, 41, 42, 44, 46, 55, 56, 57, 60, 61)$

Draw backs of K-map Technique

- 1) It is a manual technique. we cannot use computers for K-map solution.
- 2) Minimization is extremely complicated no. of variable exceeds 6.
- 3) The simplification process depends heavily on human user's abilities.

Tabular Quine-McCluskey method.

The minterms whose binary equivalent differ only in one place can be combined to reduce the minterms. This is fundamental principle of Quine-McCluskey method.

Rules (or) steps

- 1) List all minterms in the binary form
- 2) Arrange them according to no. of ones
- 3) Compare each binary no with every term in the next higher category & if they differ only by one position put a check mark & copy the term in next column with in the position that they differ.
- 4) Apply the same process in the above step for the obtained column and continue these cycles until a single pass through cycle is having no further elimination of literals.
- 5) List all prime implicants
- 6) select the minimum no. of prime implicants which must cover all the minterms

Q. 20. Simplify the following function by using Quine Mc Cluskey method.

$$f(A, B, C, D) = \sum m(0, 2, 3, 6, 7, 8, 10, 12, 13)$$

Clustering method
 $f(A, B, C, D) = \sin(0, 2, 2, 6, 7, 8, 10, 12, 12)$

minterm	Binary	minterm	Binary	minterm	Binary
m ₀	0000	0000 ✓	(0,2)	00-0 ✓	(0,2,8,10)
m ₂	0010	00010 ✓	(0,8)	-000 ✓	(0,8,2,10)
m ₃	0011	01000 ✓	(2,3)	001- ✓	(2,3,6,7)
m ₆	0110	30011 ✓	(2,6)	0-10 ✓	(2,6,3,7)
m ₇	0111	60110 ✓	(2,10)	-010 ✓	
m ₈	1000	101010 ✓	(8,10)	10-0 ✓	
m ₁₀	1010	121100	(8,12)	1-00	
m ₁₂	1100	70111	(3,7)	0-11 ✓	
m ₁₃	1101	131101	(6,7)	011- ✓	

Prime Implicants

(8,12)	$\overline{A}\overline{B}\overline{C}D$	$\overline{A}\overline{C}\overline{D}$
(12,13)	$\overline{A}B\overline{C}$	$\overline{A}B\overline{C}$
(0,2,8,10)	$\overline{A}\overline{B}$	$\overline{A}\overline{B}$
(2,3,6,7)	$\overline{A}C$	$\overline{A}C$
(2,6,3,7)	$\overline{A}B$	$\overline{A}B$

Selection Chart

	m0	m1	m2	m3	m4	m5	m6	m7	m8	m9	m10	m11	m12	Sum
$\overline{A}\overline{C}\overline{D}$ (8,12)									⊙			⊙		10
$A\overline{B}\overline{C}$ (12,13)												⊙	⊙	11
$\overline{B}\overline{D}$ (0,2,8,10)			⊙						⊙					5
$\overline{A}\overline{C}$ (2,3,6,7)			⊙	⊙			⊙						⊙	7

Ans = $\overline{A}\overline{C} + \overline{B}\overline{D} + A\overline{B}\overline{C}$

Minterm	Binary
m ₂	0010
m ₄	0100
m ₅	0101
m ₉	1001
m ₁₂	1100
m ₁₃	1101

minterm	Binary
(2)	0010
(4)	0100
(5)	0101
(9)	1001
(12)	1100
(13)	1101

minterm Binary	minterm Binary
(4,5)	010 - 010
(4,12)	-100 - 1100
(5,13)	-101 - 1001
(9,13)	1-01 - 1101
(12,13)	110 - 110

Prime Implicants

(2) 0010 → $\bar{A}\bar{B}\bar{C}\bar{D}$
 (9,13) 1-01 → $A\bar{C}\bar{D}$
 (4,5,12,13) -10 → $B\bar{C}$

Selection chart

prime Implicant	m ₂	m ₄	m ₅	m ₉	m ₁₂	m ₁₃
(2) $\bar{A}\bar{B}\bar{C}\bar{D}$	⊙					
(9,13) $A\bar{C}\bar{D}$		⊙		⊙		
(4,5,12,13) $B\bar{C}$	⊙	⊙	⊙	⊙	⊙	⊙

write the boolean Expression for Single dot

$$\text{Ans} = \bar{A}\bar{B}\bar{C}\bar{D} + B\bar{C} + A\bar{C}\bar{D}$$

Q4 minimize the expression using Quine McCluskey method

$$f = \bar{A}\bar{B}\bar{C}\bar{D} + \bar{A}B\bar{C}\bar{D} + A\bar{B}\bar{C}\bar{D} + A\bar{B}\bar{C}D + A\bar{B}C\bar{D} + A\bar{B}CD$$

$$m_4 + m_5 + m_{12} + m_{13} + m_9 + m_2$$

$$\Sigma m(2,4,5,9,12,13)$$

Q. Simplify the following Boolean expression using Qu method.
 & realize by using NAND gates

$$f = \sum m(0, 1, 8, 9, 15, 24, 29, 30) + d(8, 11, 31)$$

minterm	Binary	minterm	Binary	minterm	Binary
m0	00000	m8	00001	m16	01000
m1	00001	m9	00010	m17	01001
m8	01000	m24	11000	m25	11001
m9	01001	m15	01111	m29	11101
m15	01111	m30	11110	m31	11111
m24	11000				
m29	11101				
m30	11110				
m31	11111				

Prime Implicants
 $\overline{A}\overline{B}\overline{C}\overline{D}\overline{E}$
 $\overline{A}\overline{B}\overline{C}\overline{D}E$
 $\overline{A}\overline{B}\overline{C}D\overline{E}$
 $\overline{A}\overline{B}\overline{C}DE$
 $\overline{A}\overline{B}C\overline{D}\overline{E}$
 $\overline{A}\overline{B}CDE$
 $\overline{A}B\overline{C}\overline{D}\overline{E}$
 $\overline{A}B\overline{C}\overline{D}E$
 $\overline{A}B\overline{C}D\overline{E}$
 $\overline{A}B\overline{C}DE$
 $\overline{A}BC\overline{D}\overline{E}$
 $\overline{A}BCDE$
 $AB\overline{C}\overline{D}\overline{E}$
 $AB\overline{C}\overline{D}E$
 $AB\overline{C}D\overline{E}$
 $AB\overline{C}DE$
 $ABC\overline{D}\overline{E}$
 $ABCDE$


Selection Chart

	m0	m1	m8	m9	m15	m24	m29	m30	m31
(0,1,8,9) $\overline{A}\overline{B}\overline{C}\overline{D}$	⊙	⊙	⊙						
(8,24) $\overline{A}\overline{B}\overline{C}\overline{D}E$			⊙						
(9,11) $\overline{A}\overline{B}\overline{C}E$			⊙	⊙					
(11,15) $\overline{A}B\overline{C}E$					⊙				
(15,31) $BCDE$					⊙				⊙
(29,31) $\overline{A}BC\overline{E}$									⊙
(30,31) $\overline{A}BCD$									⊙


$$AB = \overline{A}\overline{C}\overline{D} + \overline{B}\overline{C}\overline{D}\overline{E} + \overline{A}B\overline{C}\overline{E} + \overline{A}BCD$$

Q1 Construct logic diagram using only one two i/p NAND gate to implement the following exp
 $(AB + \bar{A}\bar{B})(CD + \bar{C}\bar{D})$


Q2 Discuss about OR-OR implementation
 $(AB + \bar{A}\bar{B})(CD + \bar{C}\bar{D})$ by using NAND




Add bubble at the o/p side of AND & i/p side of OR




Eliminate double inversion
 Add inverter for each bubble



Draw single i/p NAND in place of NOT.
 & replace bubbled OR by NAND








$$\begin{aligned}
 &= (\overline{ACD})(\overline{BCE}) + (\overline{ABCE})(\overline{ABCD}) \\
 &= \overline{ACD} + \overline{BCE} + \overline{ABCE} + \overline{ABCD} \\
 &= \overline{ACD} + \overline{BCE} + \overline{ABCE} + \overline{ABCD}
 \end{aligned}$$

Simplify the fun by using k-map & Implement (or) realize the exp using NAND gates.

$$y = \sum m(0, 1, 3, 4, 5)$$

10	11	12	2
14	15	7	6

$$\overline{B} + \overline{A}C$$



$$\begin{aligned}
 \overline{B}(\overline{A}C) &\Rightarrow \overline{B} + \overline{\overline{A}C} \\
 &\Rightarrow \overline{B} + \overline{A}C
 \end{aligned}$$


Two level Implementation of Boolean fun

If the boolean fun is in sum of products form or a product of sums then the fun can be implemented in two-levels.

Level 1	Level 2
AND	OR
OR	AND
NAND	NAND
NOR	NOR

Sum of product forms (B) only NAND


(a) Ex. 1) AND OR
 $F = AB + CD$
 Using AND, OR gates




Ex $F = AB + CD$
 Using only NAND gates

$$\bar{F} = \overline{AB + CD} = \bar{A}\bar{B} \cdot \bar{C}\bar{D}$$

$$\bar{\bar{F}} = \overline{\bar{A}\bar{B} \cdot \bar{C}\bar{D}} = A$$



Using AND, OR gates
 (c) $F = A\bar{B} + \bar{A}B$




d) $Y = A\bar{B} + \bar{A}B$
 Using NAND


$$\bar{Y} = \overline{A\bar{B} + \bar{A}B}$$

$$= (\overline{A\bar{B}})(\overline{\bar{A}B})$$

$$\bar{\bar{Y}} = \overline{\overline{A\bar{B}} \cdot \overline{\bar{A}B}}$$




$$F = AB + E + BC$$



product of sums form

$$\text{Ex } f = (A+B)(C+D)$$

a) Using OR, AND gates




b) Using only NOR gates

$$F = (A+B)(C+D)$$


$$\bar{F} = \overline{(A+B)(C+D)} = \overline{(A+B)} + \overline{(C+D)}$$

$$\bar{\bar{F}} = \overline{(\overline{(A+B)} + \overline{(C+D)})}$$



$$\text{a) } F = (A+\bar{B}) \cdot C (B+C+D)$$

using OR, AND gates



(2)

(b) Using only NOR gates.


$$F = (A+B) \cdot c (B+C+D)$$

$$\bar{F} = \overline{(A+B)c(B+C+D)}$$

$$= \overline{[(A+B)c] + (B+C+D)}$$

$$\bar{F} = \overline{(A+B) + \bar{c} + B+C+D}$$


$$\bar{F} = \overline{(A+B) + \bar{c} + B+C+D}$$



Multilevel Implementation

The Levels are three more than three is called multilevel Implementation.

$$F = A(B+CD) + \bar{C}D$$



Using NAND.


$$F = A(B+CD) + \bar{C}D \Rightarrow \bar{F} = \overline{A(B+CD) + \bar{C}D}$$

$$\bar{F} = \overline{A(B+CD)} \cdot \overline{\bar{C}D}$$


$$\bar{\bar{F}} = F = \overline{A(B+CD)} \cdot \bar{\bar{C}D}$$

$$f_1 = B+CD$$

$$\bar{f}_1 = \bar{B} \cdot \bar{C}D$$



Using AND, OR gates.




Using only NOR gates.

$$F = (AB + \bar{A}\bar{B})(C+D)$$

$$\bar{F} = \overline{(AB + \bar{A}\bar{B}) + (C+D)} = \overline{(AB + \bar{A}\bar{B})}(\bar{C+D})$$

$$\bar{\bar{F}} = F = \overline{(AB + \bar{A}\bar{B})}(\bar{C+D})$$



Degenerate and Non degenerate forms ②

of Two level implementations.

Two level combinations of gates:

AND, OR, NAND, NOR





AND-OR	OR-OR	NAND-OR	NOR-OR
AND-AND	OR-AND	NAND-AND	NOR-AND
AND-NAND	OR-NAND	NAND-NAND	NOR-NAND
AND-NOR	OR-NOR	NAND-NOR	NOR-NOR

16- combinations.

Degenerate forms. If two level implementation is a degenerate to single operation.

Eight combinations are degenerate forms.



AND-AND	OR-OR	NAND-OR	NOR-AND
AND-NAND	OR-NOR	NAND-NOR	NOR-NAND



Non-degenerate forms

These forms produce an implementation in sum of products (or) product of sums forms

AND-OR	OR-AND	NAND-NAND	NOR-OR
AND-NOR	OR-NAND	NAND-AND	NOR-NOR



Duality b/w gates

AND	Duality	OR
OR	D	AND
NOR		NAND
NAND		NOR
EX-OR		EX-NOR

• AND $\rightarrow$ OR
OR $\rightarrow$ AND
1 $\rightarrow$ 0
0 $\rightarrow$ 1

$$Y = \overline{A+B}$$

$$= \overline{AB}$$

Ex 3

$$Y = A\overline{B} + \overline{A}B$$

$$Y_D = (A+\overline{B}) \cdot (\overline{A}+B)$$

$$= A\overline{B} + \overline{A}B$$

Dual of EX-OR
= Complement of EX-OR
EX-NOR

Ex 4

$$Y = A\overline{B} + \overline{A}B$$

$$Y_D = (A+B) \cdot (\overline{A}+\overline{B})$$

$$= A\overline{B} + \overline{A}B$$

Dual of Expression
($\cdot$) $\leftrightarrow$ (+)
AND $\leftrightarrow$ OR
1 $\leftrightarrow$ 0
But literals are remains same.

Applications of EX-OR & EX-NOR functions (4)

EX-OR

Two variable

A	B	F
0	0	0
0	1	1
1	0	1
1	1	0

Arithmetic gate

→ staircase gate

→ inequality detector

$$F = \bar{A}B + A\bar{B} \rightarrow \text{Anticoincidence}$$

$$= A \oplus B$$

EX-NOR

A	B	F
0	0	1
0	1	0
1	0	0
1	1	1

another name

equality detector

Inclusive OR

coincidence gate

$$F = AB + \bar{A}\bar{B}$$

$$= \overline{A \oplus B} = A \odot B$$

Properties of EX-OR function

$$X \oplus 0 = X$$

$$X \oplus 1 = \bar{X}$$

$$X \oplus X = 0$$

$$X \oplus \bar{X} = 1$$

$$X \oplus \bar{Y} = \bar{X} \oplus Y = \overline{X \oplus Y} = X \odot Y$$



Properties of EX-NOR


$$X \odot 0 = \bar{X}$$

$$X \odot 1 = X$$

$$X \odot X = 1$$

$$X \odot \bar{X} = 0$$

$$X \odot \bar{Y} = \bar{X} \odot Y = \overline{X \odot Y} = X \oplus Y$$



Odd function 3-variable.

$$F = A \oplus B \oplus C = (A \oplus B) \oplus C$$

$$= (A \oplus B) \bar{C} + (\overline{A \oplus B}) C$$

$$\Rightarrow A \bar{B} \bar{C} + \bar{A} B \bar{C} + (A \oplus B) C$$

$$\Rightarrow \begin{matrix} A \bar{B} \bar{C} & \bar{A} B \bar{C} & A B C & \bar{A} \bar{B} C \\ 100 & 010 & 111 & 001 \end{matrix}$$

$$\Rightarrow \Sigma(1, 2, 4, 7)$$

	A	B	C	F
0	0	0	0	0
1	0	0	1	1
2	0	1	0	1
3	0	1	1	0
4	1	0	0	1
5	1	0	1	0
6	1	1	0	0
7	1	1	1	1

Whenever odd no. of 1's
function value is 1 (o/p)



Total no. of 1's is 4

Even function $F_e = \Sigma(0, 3, 5, 6)$

$$F_e = \bar{A} \bar{B} \bar{C} + \bar{A} B C + A \bar{B} \bar{C} + A B \bar{C}$$


$$= (\bar{A} \bar{B} + A B) \bar{C} + (\bar{A} A + A \bar{B}) C$$

$$= A \oplus B \bar{C} + (A \oplus B) C$$

$$\Rightarrow (A \oplus B) \odot C$$

	A	B	C	F
0	0	0	0	1
1	0	0	1	0
2	0	1	0	0
3	0	1	1	1
4	1	0	0	0
5	1	0	1	1
6	1	1	0	1
7	1	1	1	0

Total no. of 1's is even




Applications

- 1) Ex-OR gate is used in Arithmetic Ckts in digital systems.
- 2) Ex-OR & Ex-NOR used in error detection and correction ckt.


Parity Generator & parity checker.

Transmitter



Parity generator

Receiver



Parity checker

Even parity generator at the TX side

A	B	C	P
message			Parity bit
0	0	0	0
1	0	0	1
2	0	1	0
0	1	1	0
4	1	0	0
1	0	1	0
1	1	0	0
7	1	1	1




	$\bar{B}\bar{C}$	$\bar{B}C$	BC	$B\bar{C}$
$\bar{A}$	0	1	3	1
A	4	5	2	6

$$\begin{aligned} & \bar{A}\bar{B}C + A\bar{B}\bar{C} + \bar{A}B\bar{C} + ABC \\ & B(\bar{A} + A) + \bar{B}(\bar{A}C + AC) \\ & \bar{A}(B + \bar{B}) + A(\bar{B}C + BC) \\ & \bar{A}(B \oplus C) + A(\bar{B} \oplus C) \\ & A \oplus B \oplus C \end{aligned}$$

Even parity checker

X	Received bit	Y	Z	P	Checker
0	0	0	0	0	0
0	0	0	1	1	1
0	0	1	0	1	0
0	0	1	1	0	0
0	1	0	0	0	1
0	1	0	1	1	0
0	1	1	0	0	0
0	1	1	1	1	1
0	0	0	0	0	1



1	0	0	1	0
1	0	1	0	0
1	0	1	1	0
1	1	0	0	0
1	1	0	1	1
1	1	1	0	1
1	1	1	1	0
1	1	1	1	0



when $c = 0$ no error
 $c = 1$ error is there.

Odd parity generator


x	y	z	p
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0



Odd parity checker

x	y	z	p	c
0	0	0	0	1
0	0	0	1	0
0	0	1	0	0
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	0
1	0	0	0	0
1	0	0	1	1
1	0	1	0	1
1	0	1	1	0
1	1	0	0	1
1	1	0	1	0
1	1	1	0	0
1	1	1	1	1

even (or) odd parity checker




It can detect only 1 bit of error.

UNIT-3


COMBINATIONAL LOGIC DESIGN

- A circuit which consists of logic gate to produce a specify output for specified i/p variable with no storage involved is called a combinational logic.
- A combinations circuit consists of i/p variable and logic gates and o/p variable.
- In combinational circuit o/p depending on the present i/p only.



Design procedure:

- The problem is stated (question will be given)
- Then we determine the no of inputs and outputs and assign letter symbols to input and output variables.
- After that we write a truth table relating the inputs and outputs.
- Then draw the k-map ^{and write} for each output and obtain the Simplified boolean expression for each output.
- Draw the logic diagram or combinational circuit.




Adders:

The basic circuit includes the digital circuits which perform arithmetic operations.

→ The basic operation is the addition of two binary digits.

Half Adders:



0	1
2	3

k-map for carry

$$\text{Carry} = AB$$

Truth Table:

A	B	Sum o/p	Carry o/p
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

2-variable k-map

	$\bar{B}$	B
$\bar{A}$	0	1
A	2	3


k-map for Sum

$$\text{Sum} = \bar{A}\bar{B} + \bar{A}B$$


$$\text{Sum} = A \oplus B$$

logic diagram:

$$\text{Sum} = A \oplus B, \text{ carry} = AB$$



Full Adder:



truth table

A	B	C	Sum	carry
i/p's			o/p	o/p
0	0	0	0	0
0	0	1	1 (1)	0
0	1	0	1 (2)	0
0	1	1	0	1
1	0	0	1 (4)	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1 (7)	1

	$\bar{B}\bar{C}$	$\bar{B}C$	$B\bar{C}$	BC
$\bar{A}$	0	① ₁	3	② ₂
A	④ ₄	5	⑥ ₇	6

k-map for Sum


$$\begin{aligned}
 S &= \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + A\bar{B}\bar{C} + A\bar{B}C \\
 &= \bar{C}(\bar{A}\bar{B} + \bar{A}B) + C(\bar{A}\bar{B} + \bar{A}B) \\
 &= \bar{C}(A \oplus B) + C(\bar{A} \oplus \bar{B}) \\
 \text{Sum} &= C \oplus (A \oplus B)
 \end{aligned}$$

	$\bar{B}\bar{C}$	$\bar{B}C$	$B\bar{C}$	BC
$\bar{A}$	0	0	① ₃	2
A	4	① ₅	⑥ ₇	⑧ ₆


$$\text{carry} = A\bar{C} + B\bar{C} + AB$$

$$\text{carry} = AB + BC + CA$$

logic diagram:



Implementation of a Full Adder with 2 two Half Adders:



$$\text{carry} = AB + AC + BC$$

$$AB + AC + BC = AB + C(A \oplus B)$$

proof:

$$AB + AC + BC(A + \bar{A})$$

$$AB + AC + ABC + \bar{A}BC$$

$$AB(1 + C) + AC + \bar{A}BC$$

$$AB + AC(1) + \bar{A}BC$$

$$AB + AC(B + \bar{B}) + \bar{A}BC$$

$$AB + ABC + A\bar{B}C + \bar{A}BC$$

$$AB(1 + C) + A\bar{B}C + \bar{A}BC$$

$$AB + C(AB + A\bar{B} + \bar{A}B) = AB + C(A \oplus B)$$

$$AB + AC + BC = AB + C(A \oplus B)$$

Subtractors:

truth table

Half Subtractor:

A	B	diff	borrow
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

k-map diff:

	$\bar{B}$	B
$\bar{A}$	0	① 1
A	① 2	3


$$\text{diff} = A\bar{B} + \bar{A}B$$

$$\text{diff} = A \oplus B$$


k-map borrow:

	$\bar{B}$	B
$\bar{A}$	0	① 1
A	2	3

$$\text{borrow} = \bar{A} \cdot B$$



Logic diagram:



Full subtractor:

A	B	C	diff	borrow
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	1
1	1	1	1	1

k-map for diff:

	$\bar{B}\bar{C}$	$\bar{B}C$	BC	$B\bar{C}$
$\bar{A}$	0	① 1	3	① 2
A	① 4	5	① 7	6

$$\text{diff} = A\bar{B}\bar{C} + \bar{A}\bar{B}C + ABC + \bar{A}B\bar{C}$$

$$= \bar{C}(A\bar{B} \oplus \bar{A}B) + C(\bar{A}\bar{B} \oplus AB)$$

$$= \bar{C}(A \oplus B) + C(\overline{A \oplus B})$$


$$\text{diff} = C \oplus (A \oplus B)$$

K-map for borrow


	$\bar{B}\bar{C}$	$\bar{B}C$	BC	$B\bar{C}$
$\bar{A}$	0	1	1	1
A	4	5	7	6

$$\text{borrow} = \bar{A}C + \bar{A}B + BC$$

Logic diagram



Implementation of a full subtractor with 2 half subtractor



Find the comp of the following expression

$$\bar{B}\bar{C}D + (\bar{B} + \bar{C} + D) + \bar{B}\bar{C}\bar{D}E$$

$$\bar{B}\bar{C}D + (\bar{B} + \bar{C})\bar{D} + \bar{B}\bar{C}\bar{D}E$$


$$\bar{B}\bar{C}D + [\bar{B}\bar{C}\bar{D}] + \bar{B}\bar{C}\bar{D}E$$

$$\bar{B}\bar{C}[D + \bar{D}] + \bar{B}\bar{C}\bar{D}E$$


$$\bar{B}\bar{C} + \bar{B}\bar{C}\bar{D}E$$

$$\bar{B}\bar{C}[1 + \bar{D}E]$$

Binary adder/parallel adder:




logic diagram of 4-bit parallel adder:



- It is observed that a single subtractor will add 2 one bit numbers and 1 carry bit.
- In order to add more than 1 bit Additional full adders must be employed.
- N-bit parallel requires N numbers of full adder circuits connected in parallel

Binary Subtractor/parallel subtractor:




- In general Subtraction of binary numbers done by Complements i.e

$$m - N = M + 2's \text{ complement of } N$$

2's complement = 1 + 1's comp

→ Here 1's complement can be implemented with invertors (NOT gate) and 1 can be added to the sum with input carry


Serial adder:



Difference b/w Serial adder and parallel adder:

Serial adder	Parallel adder
• It adds only one bit at a time i.e one by one entering • Operation is slow • It uses shift register • It requires only one full adder circuit • This is sequential circuit	• All bits are added simultaneously • Operation is faster • It uses registers with parallel load capacity • N no. of bits requires • N no. of full adders • This is combinational circuit

parallel Adder/subtractor:




4-Bit subtractor


1. When $M=0$ we have $B \oplus 0 = B$ full adder will receive the value of B, the i/p carry is 0, & ckt performs A plus B
 $A+B$

2. When $M=1$, we have $B \oplus 1 = \bar{B}$, full adder will receive complemented B & 1 is added through i/p carry. The ckt performs A + 2's complement of B i.e. $A-B$

Binary Multiplier:



107



i/p's

o/p's

i/p's			o/p's		
A	B		$A > B$	$A = B$	$A < B$
$A_1 A_0$	$B_1 B_0$				
0 0(0)	0 0(0)		0	1	0
0 0(0)	0 1(1)		0	0	1
0 0(0)	1 0(2)		0	0	1
0 0(0)	1 1(3)		0	0	1
0 1(1)	0 0(0)		1	0	0
0 1(1)	0 1(1)		0	1	0
0 1(1)	1 0(2)		0	0	1
0 1(1)	1 1(3)		0	0	1
1 0(2)	0 0(0)		1	0	0
1 0(2)	0 1(1)		0	1	0
1 0(2)	1 0(2)		0	0	1
1 0(2)	1 1(3)		1	0	0
1 1(3)	0 0(0)		1	0	0
1 1(3)	0 1(1)		1	0	0
1 1(3)	1 0(2)		0	1	0
1 1(3)	1 1(3)		0	1	0

 $A > B$ (4, 8, 9, 12, 13, 14)

	$\bar{B}_1 \bar{B}_0$	$\bar{B}_1 B_0$	$B_1 \bar{B}_0$	$B_1 B_0$
$\bar{A}_1 \bar{A}_0$	0	1	3	2
$\bar{A}_1 A_0$	4	5	7	6
$A_1 \bar{A}_0$	12	13	15	14
$A_1 A_0$	8	9	11	10

$$A_1 \bar{B}_1 + A_0 \bar{B}_1 \bar{B}_0 + A_1 A_0 \bar{B}_0$$

 $A < B$ (1, 2, 3, 6, 7, 11)

	$\bar{B}_1 \bar{B}_0$	$\bar{B}_1 B_0$	$B_1 \bar{B}_0$	$B_1 B_0$
$\bar{A}_1 \bar{A}_0$	0	1	3	2
$\bar{A}_1 A_0$	4	5	7	6
$A_1 \bar{A}_0$	12	13	15	14
$A_1 A_0$	8	9	11	10

$$\bar{A}_1 B_1 + \bar{A}_1 B_0 + \bar{A}_0 B_1 B_0$$

$$A = B (0, 5, 10, 15)$$

	$\bar{B}_1 \bar{B}_0$	$\bar{B}_1 B_0$	$B_1 \bar{B}_0$	$B_1 B_0$
$\bar{A}_1 \bar{A}_0$	① 0	1	3	2
$\bar{A}_1 A_0$	4	⑤	7	6
$A_1 \bar{A}_0$	12	13	⑩ 15	14
$A_1 A_0$	8	9	11	⑪ 10

$$\bar{A}_1 \bar{A}_0 \bar{B}_1 \bar{B}_0 + \bar{A}_1 A_0 \bar{B}_1 B_0 + A_1 A_0 B_1 \bar{B}_0 + A_1 \bar{A}_0 B_1 B_0$$

$$= \bar{A}_0 \bar{B}_0 (\bar{A}_1 \bar{B}_1 + A_1 B_1) + A_0 B_0 (\bar{A}_1 \bar{B}_1 + A_1 B_1)$$

$$= [\bar{A}_1 \bar{B}_1 + A_1 B_1] [\bar{A}_0 \bar{B}_0 + A_0 B_0]$$


$$= [\overline{A_1 \oplus B_1}] [\overline{A_0 \oplus B_0}]$$

Draw the logic diagram:


$$1. A > B = A_1 \bar{B}_1 + A_0 \bar{B}_1 \bar{B}_0 + A_1 A_0 \bar{B}_0$$

$$2. A = B = [\overline{A_1 \oplus B_1}] [\overline{A_0 \oplus B_0}]$$

$$3. A < B = \bar{A}_1 B_1 + \bar{A}_1 A_0 B_0 + \bar{A}_0 B_1 B_0$$



Decoders:



2 to 4 decoder:






Table:


E_n	$i/p's$	$o/p's$
	$A \ B$	$D_0 \ D_1 \ D_2 \ D_3$
1	0 0	1(0) 0 0 0
1	0 1	0 1(1) 0 0
1	1 0	0 0 1(2) 0
1	1 1	0 0 0 1(3)



$$D_0 = \bar{A}\bar{B}$$



$$D_1 = \bar{A}B$$




$$D_2 = A\bar{B}$$



$$D_3 = AB$$


Logic Diagram:



Application:

It is used in
combinational ckt
to convert BCD into
7 Segment display

Draw the ckt for 3:8 decoder:




i/p's				O/p's							
En	A	B	C	D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇
x	x	x	x	0	0	0	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0	0	0
1	0	0	1	0	1	0	0	0	0	0	0
1	0	1	0	0	0	1	0	0	0	0	0
1	0	1	1	0	0	0	1	0	0	0	0
1	1	0	0	0	0	0	0	1	0	0	0
1	1	0	1	0	0	0	0	0	1	0	0
1	1	1	0	0	0	0	0	0	0	1	0
1	1	1	1	0	0	0	0	0	0	0	1

$$D_0 = \bar{A}\bar{B}\bar{C}, D_1 = \bar{A}\bar{B}C, D_2 = \bar{A}B\bar{C}, D_3 = \bar{A}BC, D_4 = A\bar{B}\bar{C}$$

$$D_5 = A\bar{B}C, D_6 = AB\bar{C}, D_7 = ABC$$

logic diagrams:

Logic diagram




→ A decoder is a multiple input, multiple output circuit which converts coded inputs into coded outputs when both are different there is 1 to 1 mapping from input code words to output code words.

→ A decoder is connected with enable inputs to activate decoded output based on data inputs.


For Active High o/p:

Implements the function by using decoder.

$$1. f = \sum m(1, 2, 3, 5)$$




$$2. f = \pi m(1, 2, 3, 5)$$




In Active Low configuration:


$$1. f = \Sigma m(1, 2, 5, 7)$$



$$2. f = \Sigma m(1, 2, 5, 7)$$



Encoder:



If $n = 2$

$2^2:2 \Rightarrow 4:2$ encoder

If $n = 3$

$2^3:3 \Rightarrow 8:3$ encoder

If $n = 4$

$2^4:4 \Rightarrow 16:4$ encoder

8:3 encoder (or) Octal to Binary encoder:





Table i/p's									o/p's		
En	D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇	A	B	C
1	1	0	0	0	0	0	0	0	0	0	0
1	0	1	0	0	0	0	0	0	0	0	1
1	0	0	1	0	0	0	0	0	0	1	0
1	0	0	0	1	0	0	0	0	0	1	1
1	0	0	0	0	1	0	0	0	1	0	0
1	0	0	0	0	0	1	0	0	1	0	1
1	0	0	0	0	0	0	1	0	1	1	0
1	0	0	0	0	0	0	0	1	1	1	1

$$A = D_4 + D_5 + D_6 + D_7$$


$$B = D_2 + D_3 + D_6 + D_7$$

$$C = D_1 + D_3 + D_5 + D_7$$


Logic Diagrams:



BCD to 7 Segment Display decoder:



Decimal	A	B	C	D	a	b	c	d	e	f	g
0	0	0	0	0	1(0)	1	1	1	1	1	0
1	0	0	0	1	0	1	1	0	0	0	0
2	0	0	1	0	1(2)	1	0	1	1	0	1
3	0	0	1	1	1(3)	1	1	1	0	0	1
4	0	1	0	0	0	1	1	0	0	1	1
5	0	1	0	1	1(5)	0	1	1	0	1	1
6	0	1	1	0	1(6)	0	1	1	1	1	1
7	0	1	1	1	1(7)	1	1	0	0	0	0
8	1	0	0	0	1(8)	1	1	1	1	1	1
9	1	0	0	1	1(9)	1	1	1	0	1	1



$$a b c d e f = 0$$

$$b, c = 1$$

$$a, b, g, e, d = 2$$

$$a, b, g, c, d = 3$$

$$f, g, b, c = 4$$

$$a, f, g, c, d = 5$$

$$a, f, e, d, c, g = 6$$

$$a, b, c = 7$$

$$a, b, c, d, e, f, g = 8$$

$$a, f, g, b, c, d = 9$$

	$\bar{c}\bar{d}$	$\bar{c}d$	cd	$c\bar{d}$
$\bar{a}\bar{b}$	0		3	2
$\bar{a}b$	4	5	7	6
ab	X 12	X 13	X 15	X 14
$a\bar{b}$	8	9	X 11	X 10

$$a = A + \bar{A}C + BD + \bar{B}\bar{D}$$

	$\bar{c}\bar{d}$	$\bar{c}d$	cd	$c\bar{d}$
$\bar{a}\bar{b}$	0	1	3	2
$\bar{a}b$	4	5	7	6
ab	X 12	X 13	X 15	X 14
$a\bar{b}$	8	9	X 11	X 10

$$b = \bar{B} + \bar{C}\bar{D} + CD$$

	$\bar{C}\bar{D}$	$\bar{C}D$	CD	$C\bar{D}$
$\bar{A}\bar{B}$	0	1	3	2
$\bar{A}B$	4	5	7	6
AB	X ₁₂	X ₁₃	X ₁₅	X ₁₄
$A\bar{B}$	8	9	X ₁₁	X ₁₀

$$C = B + \bar{C} + D$$

	$\bar{C}\bar{D}$	$\bar{C}D$	CD	$C\bar{D}$
$\bar{A}\bar{B}$	0	1	3	2
$\bar{A}B$	4	5	7	6
AB	X ₁₂	X ₁₃	X ₁₅	X ₁₄
$A\bar{B}$	8	9	X ₁₁	X ₁₀

$$d = \bar{B}\bar{D} + C\bar{D} + B\bar{C}D + \bar{B}C + A$$

	$\bar{C}\bar{D}$	$\bar{C}D$	CD	$C\bar{D}$
$\bar{A}\bar{B}$	0	1	3	2
$\bar{A}B$	4	5	7	6
AB	X ₁₂	X ₁₃	X ₁₅	X ₁₄
$A\bar{B}$	8	9	X ₁₁	10


$$e = \bar{B}\bar{D} + C\bar{D}$$

	$\bar{C}\bar{D}$	$\bar{C}D$	CD	$C\bar{D}$
$\bar{A}\bar{B}$	0	1	3	2
$\bar{A}B$	4	5	7	6
AB	X ₁₂	X ₁₃	X ₁₅	X ₁₄
$A\bar{B}$	8	9	X ₁₁	10

$$f = A + \bar{C}\bar{D} + B\bar{C} + B\bar{D}$$


	$\bar{C}\bar{D}$	$\bar{C}D$	CD	$C\bar{D}$
$\bar{A}\bar{B}$	0	1	3	2
$\bar{A}B$	4	5	7	6
AB	X ₁₂	X ₁₃	X ₁₅	X ₁₄
$A\bar{B}$	8	9	X ₁₁	10

$$g = A + B\bar{C} + \bar{B}C + C\bar{D}$$




Logic CKT

Construct of 4:16 decoder by using 3:8 decoder:



E	A	B	C	O/P
0	0	0	0	D ₀
0	0	0	1	D ₁
0	0	1	0	D ₂
0	0	1	1	D ₃
0	1	0	0	D ₄
0	1	0	1	D ₅
0	1	1	0	D ₆
0	1	1	1	D ₇
1	0	0	0	D ₈
1	0	0	1	D ₉
1	0	1	0	D ₁₀
1	0	1	1	D ₁₁
1	1	0	0	D ₁₂
1	1	0	1	D ₁₃
1	1	1	0	D ₁₄
1	1	1	1	D ₁₅

Construct 3:8 decoder by using 2:4 decoder:




E	A	B	O/P
0	0	0	D ₀
0	0	1	D ₁
0	1	0	D ₂
0	1	1	D ₃
1	0	0	D ₄
1	0	1	D ₅
1	1	0	D ₆
1	1	1	D ₇

Implement full adder by using decoder:

$$\text{Sum}(A, B, C) = \sum m(1, 2, 4, 7)$$


$$\text{carry}(A, B, C) = \sum m(3, 5, 6, 7)$$

i/p's			o/p	
A	B	C	Sum	carry
0	0	0	0	0
0	0	1	1 (1)	0
0	1	0	1 (2)	0
0	1	1	0	1 (3)
1	0	0	1 (4)	0
1	0	1	0	1 (5)
1	1	0	0	1 (6)
1	1	1	1 (7)	1 (7)



carry look ahead adder (continuation of parallel Adder)

consider full adder ckt:



- The parallel adder is ripple carry type in which the carry output of each full adder stage is connected to carry input of next stage.
- The sum and carry of any stage cannot be produced until input carry occurs, this leads delay is known as carry propagation delay.

→ The method of speeding of these process by eliminating inter stage carry delay is called "look ahead carry addition".
This method uses 2 functions carry generate and carry propagate.

→ By using look ahead carry generator we can easily construct 4-bit parallel adder.

→ In circuit each sum output requires 2 EXOR gates the output of 1st Ex-OR gate generates P_i and AND gate generates G_i .

Expressions are

$$P_i = A_i \oplus B_i \quad \text{from full adder ckt}$$

$$G_i = A_i B_i$$

O/p sum & carry can be expressed as

$$S_i = P_i \oplus C_i$$

$$C_{i+1} = P_i C_i + G_i$$

where G_i = carry generate, P_i = carry propagate
now the boolean function for each stage is


$$C_2 = G_1 + P_1 C_1$$

$$\begin{aligned} C_3 &= G_2 + P_2 C_2 \\ &= G_2 + P_2 (G_1 + P_1 C_1) \end{aligned}$$


$$C_3 = G_2 + P_2 G_1 + P_1 P_2 C_1$$

$$\begin{aligned} C_4 &= G_3 + P_3 C_3 \\ &= G_3 + P_3 (G_2 + P_2 G_1 + P_1 P_2 C_1) \end{aligned}$$

$$C_4 = G_3 + P_3 G_2 + P_2 P_3 G_1 + P_1 P_2 P_3 C_1$$



4-bit parallel adder with look ahead carry generator:



→ P_i & G_i are obtained from the input A_i and B_i by using EX-OR and AND gates

→ The carry output c_1 to c_4 are produced simultaneously by the look ahead carry generator, these carry outputs and P_i variables are EXORed (inputs of EX-OR) to produce the sum outputs s_1 to s_4 .


Decimal adder (or) BCD Adder by using 4 bit:

I/p's				O/p	Decimal
s_3	s_2	s_1	s_0	y	n_0
0	0	0	0	0	0
0	0	0	1	0	1
0	0	1	0	0	2
0	0	1	1	0	3
0	1	0	0	0	4
0	1	0	1	0	5
0	1	1	0	0	6
0	1	1	1	0	7
1	0	0	0	0	8
1	0	0	1	0	9
1	0	1	0	1	10
1	0	1	1	1	11
1	1	0	0	1	12
1	1	0	1	1	13
1	1	1	0	1	14
1	1	1	1	1	15
1	1	1	1	1	16

	$\bar{S}_3 \bar{S}_2$	$\bar{S}_3 S_2$	$S_3 \bar{S}_2$	$S_3 S_2$
$\bar{S}_1 \bar{S}_0$	0	1	3	2
$\bar{S}_1 S_0$	4	5	7	6
$S_1 \bar{S}_0$	12	13	15	14
$S_1 S_0$	8	9	11	10

$$Y = S_3 S_2 + S_3 S_1$$

k-map for o/p 'y'



Block Diagram of BCD adder

priority Encoder:

i/p's				o/p's		
D ₀	D ₁	D ₂	D ₃	A	B	C
0	0	0	0	x	x	0
1	0	0	1	0	0	1
x	1	0	0	0	1	1
x	x	1	0	1	0	1
x	x	x	1	1	1	1

In this if 2 or more i/p's are equal to 1 then at the same time the i/p having the highest priority will precede first.

$$xx10 \rightarrow A \quad \underline{xxx1}$$

$$0010 \rightarrow 2$$

$$0110 \rightarrow 6$$

$$1010 \rightarrow 10$$

$$1110 \rightarrow 14$$

$$xxx1 \rightarrow 8$$

$$0001 \rightarrow 1$$

$$0011 \rightarrow 3$$

$$0101 \rightarrow 5$$

$$0111 \rightarrow 7$$

$$1001 \rightarrow 9$$

$$1011 \rightarrow 11$$

$$1101 \rightarrow 13$$

$$1111 \rightarrow 15$$

$$\underline{x100}$$

$$0100 \rightarrow 4$$

$$1100 \rightarrow 12$$

$$A = xx1, xxx1$$

$$= \sum m(1, 2, 3, 5, 6, 7, 9, 10, 11, 13, 14, 15)$$

$$B = x100, xxx1$$

$$= \sum m(1, 3, 4, 5, 7, 9, 11, 12, 13, 15)$$

$$y = D_3 + D_2 + D_1 + D_0$$

K-map for A:

	$\bar{D}_2\bar{D}_3$	$\bar{D}_2D_3$	D_2D_3	$D_2\bar{D}_3$
$\bar{D}_0\bar{D}_1$	0	1	3	2
$\bar{D}_0D_1$	4	5	7	6
$D_0\bar{D}_1$	12	13	15	14
D_0D_1	8	9	11	10

$$A = D_3 + D_2$$

K-map for B:


	$\bar{D}_2\bar{D}_3$	$\bar{D}_2D_3$	D_2D_3	$D_2\bar{D}_3$
$\bar{D}_0\bar{D}_1$	0	1	3	2
$\bar{D}_0D_1$	4	5	7	6
$D_0\bar{D}_1$	12	13	15	14
D_0D_1	8	9	11	10

$$B = D_1\bar{D}_2 + D_3$$

0	1	3	2
4	5	7	6
12	13	15	14
8	9	11	10

$$y = D_0 + D_1 + D_2 + D_3$$

ckt diagram:




Multiplexer:

A Multiplexer (or) data Selector is a ckt that accepts several inputs and allows only one of them to the output. The input to the output is controlled by selection inputs. It is many inputs single output.

decoder - $n:2^n$
 encoder - $2^n:n$
 MUX - $2^n:1$
 DeMUX - $1:2^n$

4:1 MUX



Here,
n = selection
lines

$2^n \rightarrow$ i/p's
 $n \rightarrow$ o/p's

Truth Table

E_n	S_1	S_0	Y
0	0	0	0
1	0	0	D_0
1	0	1	D_1
1	1	0	D_2
1	1	1	D_3

$$y = \bar{S}_1 \bar{S}_0 D_0 + \bar{S}_1 S_0 D_1 + S_1 \bar{S}_0 D_2 + S_1 S_0 D_3$$

$2^n:1$ MUX

If $n=1 \Rightarrow 2:1$ MUX


If $n=2 \Rightarrow 4:1$ MUX

If $n=3 \Rightarrow 8:1$ MUX


If $n=4 \Rightarrow 16:1$ MUX

If $n=5 \Rightarrow 32:1$ MUX

If $n=6 \Rightarrow 64:1$ MUX



Design 8x1 MUX using 4x1 MUXes





For $S_2 = 0$ 1st 4x1 Mux acts as enable

2nd 4x1 Mux acts as disable

For $S_2 = 1$ 1st 4x1 Mux acts as disable

2nd 4x1 Mux acts as enable


Design 16x1 MUX using 8x1 MUX & 4x1 MUX



Implement the following function using 8x1 MUX

$$f(x, y, z) = \sum m(0, 2, 3, 5)$$

S_0	S_1	S_2	F
x	y	z	
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	0




Implement the following function using 4x1 MUX

$$f(A, B, C) = \sum m(1, 3, 5, 6)$$

min	data selector			F
	A	B	C	
0 1	0	0	0	0
1 2	0	0	1	1
2 3	0	1	0	0
3 4	0	1	1	1
4 5	1	0	0	0
5 6	1	0	1	1
6 7	1	1	0	1
7	1	1	1	0

Selection lines

	D0	D1	D2	D3
$\bar{A}$	0	①	2	③
A	4	⑤	⑥	7



Applications of Multiplexers:

- It is used as data selector to select one out of many data inputs
- It is used for simplification of logic design
- In designing the combinational circuits
- In the digital to analog convertors

→ To minimize the no of connections

De-Multiplexers:



$1 \rightarrow i/p$ $2^n \rightarrow o/p's$

$n \rightarrow$ Selection lines

If $n=1 \Rightarrow 1:2 \rightarrow$ De-mux


If $n=2 \Rightarrow 1:4 \rightarrow$ De-mux

If $n=3 \Rightarrow 1:8 \rightarrow$ De-mux

If $n=4 \Rightarrow 1:16 \rightarrow$ De-mux

If $n=5 \Rightarrow 1:32 \rightarrow$ De-mux

Design 1x4 Demux




i/p's				o/p's			
En	S_1	S_0	D_{in}	D_0	D_1	D_2	D_3
0	x	x	0	0	0	0	0
1	0	0	1	1	0	0	0
1	0	1	1	0	1	0	0
1	1	0	1	0	0	1	0
1	1	1	1	0	0	0	1

ckt diagram:


$$D_0 = \bar{S}_1 \bar{S}_0 D_{in}, D_1 = \bar{S}_1 S_0 D_{in}$$

$$D_2 = S_1 \bar{S}_0 D_{in}, D_3 = S_1 S_0 D_{in}$$



logic diagram for 2:4 Demux

Design 1x8 De-mux by using 2 1x4 De-mux



If $S_2 = 0 \Rightarrow E_n = 1$ for 1st 1x4 De-mux enable (ON)


$E_n = 0$ for 2nd 1x4 De-mux disable (OFF)

If $S_2 = 1 \Rightarrow E_n = 0$ for 1st 1x4 Demux disable

$E_n = 1$ for 2nd 1x4 De-mux enable (ON)

Implement $f_1(A, B, C) = \sum m(0, 3, 7)$

$f_2(A, B, C) = \sum m(1, 2, 5)$




Implement full Adder by using De-mux

S ₀	S ₁	S ₂	Sum	Carry
0	0	0	0	0
0	0	1	1(1)	0
0	1	0	1(2)	0
0	1	1	0	1(3)
1	0	0	1(4)	0
1	0	1	0	1(5)
1	1	0	0	1(6)
1	1	1	1(7)	1(7)

$$\text{Sum} = \sum m(1, 2, 4, 7)$$

$$\text{Carry} = \sum m(3, 5, 6, 7)$$



present state:

Data stored by the mem

HDL for combinational circuits:

The verilog hardware description language (HDL)

→ It is used to realize the digital ckts (combinational & sequential) through code.

→ The module is the basic building block of verilog.


HDL

→ A module can be described in 3 ways:

1. Gate-Level modeling
2. Data flow
3. Behaviour

Ex 1: write verilog code for Half adder using Gate level model.

```
module HA (s, c, A, B);  
    output s, c;  
    xor f1 (s, A, B);  
    and f2 (c, A, B);  
end module
```



Ex 2: write verilog code for half adder by using data flow model.

```
module half (s, c, a, b);  
    input a, b;  
    output s, c;  
    assign s = a ^ b;  
    assign c = a & b;  
end module.
```

Ex 3: write verilog code for half adder by using Behaviour model.

```
Module half (s, c, a, b);  
    input a, b;  
    out reg s, c;  
    always @ (*)  
    begin  
        s = a ^ b;  
        c = a & b;  
    end  
end module
```


UNIT-IV

Sequential Logic Ckts.

Sequential Machines Fundamentals

Introduction

- In combinational ckt don't use any memory
- In some applications require o/p's to be generated that are not only dependent on the present i/p & past i/p.
- So in this case we require a sequential ckt.
- Counters, shift registers, serial adders, sequence generators, logic function generators, etc. are examples of sequential ckt.



Comparison b/w Combinational ckt & Sequential ckt.

<u>Combinational ckt</u>	<u>Sequential ckt.</u>
1) o/p variables at any instant of time are dependent only on the present i/p variables.	Here dependent on present & past i/p variables
2) Memory is not required	Memory required.
3) It is faster because delay b/w i/p & o/p is due to propagation delay of gates.	Slower than combinational ckt
4) They are easy to design	ckts are comparatively harder to design.

Classification of sequential ckt's

Sequential ckt's may be classified as

- 1) Synchronous sequential ckt's
- 2) Asynchronous sequential ckt's.

depending upon timing of their signals.

Synchronous sequential ckt's :- sequential ckt's which are controlled by a clock are called Synchronous sequential ckt's. These ckt's will be active only when clock signal is present.

Asynchronous sequential ckt's :- ckt's which aren't controlled by clock are called Asynchronous sequential ckt's.

present state :- data stored by the memory element at any given instant of time is known as present state of sequential ckt.

next state :- operates on external i/p's and present state to produce new o/p's. New o/p's are stored in memory element and known as next state.

Synchronous sequential ckt's

- 1) In synchronous ckt's, Memory elements are clocked flip-flop.
- 2) In syn ckt's, the change in i/p signals can affect memory element upon activation of clock signal.
- 3) The Maximum operation speed of clock depends on time delay involved.

4) Easier to design.

clock
leading edge
falling edge

Asynchronous one cycle time
In Asynchronous ckt's memory elements are either unlocked flip-flops or time delay elements.

- 1) In Asynch ckt's change in signals can affect memory element at any instant of time.
- 2) Because of absence of clk this ckt's operate faster than synch ckt's.
- 3) More difficult to design.

One bit Memory Cell

③

Flip-flop is popularly known as a basic digital memory ckt.


It has two stable states namely logic 1 state and logic 0 state.

→ It can be designed either using NOR & NAND gates.

→ Basic ckt Here NAND gates are basically as inverters.

This ckt is known as cross coupled inverter.

→ o/p of gate 1 connected to the i/p of gate 2 and o/p of gate 2 is connected to i/p of gate-1.



→ Assume o/p gate 1 is $Q=1$, $\therefore B_1=B_2=1$

O/p of gate 2 is $\bar{Q}=0$, $B_1=0$.

1) The o/p's Q & $\bar{Q}$ are always complementary.

2) $Q=1$, is referred to as set state &
 $Q=0$ " " " " " Reset "

3) This ckt store 1 bit of digital information called as 1-bit memory cell.

4) The 1-bit information stored in the ckt is locked (or) latched in the ckt is also called as latch.

Modified ckt for 1-bit Memory cell

→ When the power is switched on the ckt switches to one of the stable states i.e. $Q=1$ or $Q=0$.


→ And it is n't possible to predict the state.

→ Thus we can't store/enter the desired digital information in it.

→ By replacing inverters 1 & 2 with 2-i/p NAND gates. we can use other i/p terminal of the NAND gates to enter the desired

digital information cross coupled.


i/p for gate 3 is S &
i/p for gate 4 is R.
Hence latch is also
called SR latch.



NAND

A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0

SR latch using NAND gates



S	R	Qn	Qn+1	state
0	0	0	X	Indeterminate
0	0	1	X	
0	1	0	1	Set
0	1	1	1	
1	0	0	0	Reset
1	0	1	0	
1	1	0	0	No change
1	1	1	1	

$$S=1, R=0, Q=0, \bar{Q}=1$$

$$S=0, R=1, Q=1, \bar{Q}=0$$

$$S=1, R=0, Q=0, \bar{Q}=1$$

$$S=0, R=1, Q=1, \bar{Q}=0$$

$$S=0, R=0, Q=1, \bar{Q}=1$$

$$S=1, R=1, Q=1, \bar{Q}=0$$

$$S=0, R=0, Q=1, \bar{Q}=1$$

$$S=1, R=1, Q=1, \bar{Q}=0$$

$$S=0, R=0, Q=1, \bar{Q}=1$$

SR latch using NOR gates

$Q_n \rightarrow$ present state before applying input

$Q_{n+1} \rightarrow$ next state after applying input

Mandatory


SR latch using NOR gates.

Here R first then set only in NOR gate. Mandatory because our requirement. we need to require functionality so first we give to R then S.

In case first S is given but this case we can't get require functionality.

NOR gate Truth table.

A	B	$Y = A + B$
0	0	1
0	1	0
1	0	0
1	1	0



Any one of the i/p is 1 o/p will zero(0).

$S=1, R=0, Q=1, \bar{Q}=0$

$S=0, R=1, Q=0, \bar{Q}=1$

$S=1, R=1, Q=0, \bar{Q}=0$

$S=1, R=0, Q=1, \bar{Q}=0$

$S=0, R=0, Q=1, \bar{Q}=0$

$S=0, R=1, Q=0, \bar{Q}=1$

$S=1, R=1, Q=0, \bar{Q}=0$

$S=0, R=0, Q=0, \bar{Q}=1$

S	R	Q_n	Q_{n+1}	state
0	0	0	0	No change
0	0	1	1	
0	1	0	0	Reset
0	1	1	0	
1	0	0	1	Set
1	0	1	1	
1	1	0	x	Indeterminate condition
1	1	1	x	

Here we can't apply statement from table. So consider previous d.p. value and the i/p for 2 gate. previous $Q=0, \bar{Q}=1$ present $Q=0, \bar{Q}=1$ both are same No change

$Q=0, \bar{Q}=0$
 $Q \neq \bar{Q}$ Indeterminate

Gated SR latch




In SR latch we have seen that o/p changes occur immediately after the i/p changes occur i.e. latch is sensitive to its S & R i/p's at all times.

→ It can easily be modified to create a latch that is sensitive to these i/p's only when an enable i/p is Active.

→ Such latch with enable i/p is known as gated SR latch.

→ ckt behaves like a SR latch when $EN=1$ and retains its previous state when $EN=0$.

EN	S	R	Qn	Qn+1	State
1	0	0	0	0	No change
1	0	0	1	1	No change
1	0	1	0	0	Reset
1	0	1	1	0	Reset
1	1	0	0	1	Set
1	1	0	1	1	Set
1	1	1	0	X	Invalid/Indeterminate
1	1	1	1	X	Invalid/Indeterminate



D Latch

(4)


Truth table of the SR latch we can realize that when both i/p's are same the o/p either doesn't change or it is invalid.

00 $\rightarrow$ No change

11 $\rightarrow$ Invalid

many practical applications - these i/p's conditions are not required.

$\rightarrow$ These i/p's are avoided by making them complementary of each other. This modified SR latch is known as D latch.



logic symbol for D-latch

EN	D	Qn	Qn+1	State
0	x	x	Qn	No Change
1	0	x	0	Reset
1	1	x	1	Set

Table

Latches & Flip Flops

Latch

- Latch is level mode
- Bistable states
- Latches are controlled by enable signal and they are level triggered.

Flipflop


- Flip-flop is pulse mode
- Bistable states
- Flipflops are controlled by pulse (or clk) and they are edge triggered.

Level and Edge Triggering

Level The op state is allowed to change according to i/p when active level (either +ve -ve) is maintained at the enable i/p.

+ve level (positive level)

The op of latch responds to the i/p changes only when i/p enable i/p is 1 (High)



edge triggering


positive edge

op responds to the changes in the i/p only at the +ve edge of the clk pulse at the i/p.




Negative (-ve) level

The op of latch responds to the i/p changes only when i/p enable i/p is 0 (low)





Negative Edge Triggering

~~at~~ -ve Edge of the clk pulse at the clk i/p.




Clocked SR flip-flop.

+ve edge triggered SR FF




clk	S	R	Q _n	Q _{n+1}	state.
↑	0	0	0	0	No change
↑	0	0	1	1	
↑	0	1	0	0	Reset
↑	0	1	1	0	
↑	1	0	0	1	Set
↑	1	0	1	1	
↑	1	1	0	X	Indeterminate
↑	1	1	1	X	
0	X	X	0	0	No change
0	X	X	1	1	



-ve edge triggered clocked SR FF




waveforms

clk	S	R	Q _n	Q _{n+1}	state.
↓	0	0	0	0	No change
↓	0	0	1	1	
↓	0	1	0	0	Reset
↓	0	1	1	0	
↓	1	0	0	1	Set
↓	1	0	1	1	
↓	1	1	0	X	Indeterminate
↓	1	1	1	X	
0	X	X	0	0	no change.
0	X	X	1	1	



Clocked D FF (DIP-Flop)

+ve Edge Triggered D FF



cp	D	Q _{n+1}
↑	0	0
↑	1	1
0	x	Q _n

Characteristics table


→ $Q_{n+1} = D$. Here the cp / Q_{n+1} is delayed by one clk period

This is called as delay FF



→ If we connect the $\bar{Q}$ of DFF to its D i/p as o/p of DFF will change either from 0 to 1 or from 1 to 0 at every +ve edge of the DFF.

→ Such change in the o/p is known as toggling of the FF or

-ve edge



Clocked JK FF by using ~~NAND~~ AND & OR FF




Q_n	J	K	Q_{n+1}
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0

J	K	Q_{n+1}
0	0	Q_n
0	1	0
1	0	1
1	1	$\overline{Q_n}$

JK Flip-Flop using NAND gates

- to eliminate invalid state in SRFF using JK
- modified ckt of JK FF which has only NAND gates.



$J=0, K=0 \rightarrow Q=Q, \bar{Q}=\bar{Q}$ (No change)

$J=0, K=1 \rightarrow Q=0, \bar{Q}=1$ (Reset)

$J=1, K=0 \rightarrow Q=1, \bar{Q}=0$ (Set)

$J=0, K=0 \rightarrow Q=1, \bar{Q}=0$ (Set)

$J=0, K=1 \rightarrow Q=0, \bar{Q}=1$ (Reset)

$J=1, K=0 \rightarrow Q=1, \bar{Q}=0$ (Set)

$J=1, K=1 \rightarrow Q=Q, \bar{Q}=\bar{Q}$ (Toggle)

Race-Around Condition

(Q continuously changing)

- In JKFF when $J=K=1$ the Q toggles (means 0 to 1 or 1 to 0)
- Consider $Q=0, J=K=1$ after a time interval Δt equal to the propagation delay through two NAND gates in series the Q will change to $Q=1$.
- After another time interval Δt the Q will change back to $Q=0$.
- This toggling will continue until the FF is enabled $J=K=1$.
- At the end of clk pulse the FF is disabled and the value of Q is uncertain.
- This situation is referred to as the Race-around Condition.
- when $t_p \geq \Delta t$ by keeping $t_p < \Delta t$ we can avoid race around condition.
- we can keep $t_p < \Delta t$ by keeping the duration of edges less than Δt .
- more practical method for overcoming this difficulty is the Master-Slave Configuration.

1) $\text{clk on time} < \text{propagation delay}$ } } Impossible
Race can be avoid

2) If FF is made to toggle only one in clk period

3) By using +ve edge triggered FF to avoid Race around Condition by using

clk	J	K	Q_n	Q_{n+1}	State
↑	0	0	0	0	No change
	0	0	1	1	No change
	0	1	0	0	Reset
	0	1	1	0	Reset
	1	0	0	1	Set
	1	0	1	1	Set
	1	1	0	1	Toggle (Race)
	1	1	1	0	Toggle (Race)

$J=0, K=1, Q=0, \bar{Q}=1$ Reset

$J=0, K=0, Q=0, \bar{Q}=1$ No change

$J=1, K=0, Q=1, \bar{Q}=0$ Set

$J=0, K=0, Q=1, \bar{Q}=0$ No change



$J=1, K=1, Q=0, \bar{Q}=1$ Toggle

$J=0, K=0, Q=0, \bar{Q}=1$ No change

$J=1, K=1, Q=1, \bar{Q}=0$ Toggle

Toggle (Race)
(0 to 1)
(1 to 0)

Race-Around Condition



REDMI NOTE 9 PRO MAX
AI QUAD CAMERA
J=0, K=0, Q=0, \bar{Q}=1
J=1, K=0, Q=1, \bar{Q}=0
J=0, K=1, Q=0, \bar{Q}=1
J=1, K=1, Q=1, \bar{Q}=0
toggle, reset, set, etc.

UNIT - 8

Memories and Asynchronous sequential Logic

Memories

A Memory unit is a device to which binary information is transferred for storage and from which information is retrieved when needed for processing. When data processing takes place, information from memory is transferred to selected registers in the processing unit.

- Binary information received from an I/O device is stored in memory and information transferred from I/O device is taken from memory.
- Memory unit is a collection of cells capable of storing a large quantity of binary information.
- There are 2 types of memories that are used in digital logic: RAM (Random-access memory) & read-only memory (ROM).
- RAM stores new information for later use. The process of transferring the stored information out of memory is referred to as a memory read operation.
- RAM can perform both write & read operations.
- ROM can perform only the Read operation. This means that suitable binary information is already stored inside memory and can be retrieved or read at any time. However, that information cannot be altered by writing.
- ROM is a programmable logic device (PLD). The binary information that is stored within such a device is specified in some fashion and then embedded within the hardware in a process referred to as programming the device. The word programming here refers to a hardware procedure which specifies the bits that are inserted into the hardware configuration of the device.

A Memory unit is a device to which binary information is transferred for storage and from which information is available when needed for processing.

It is a collection of cells capable of storing a large quantity of binary information.

→ In digital system there are 2 types of memories. RAM & ROM.

- It is used to store data that is currently accessed by CPU.
- The process of storing new information into memory is referred to as a memory write operation.
- The process of transferring the stored information out of memory is referred to as memory read operation.
- It performs both read/write operation so it is also called as I/O memory.
- It is a volatile in nature i.e. if power goes off information is lost.
- Memory stores binary information in groups of bits called word.
- Communication b/w a memory and its environment is achieved through data i/p & o/p lines, address selection lines and control lines. that specify the direction of transfer.





Diagram of Memory Unit.

- n data i/p lines provide the information to be stored in memory and n data o/p lines supply the information coming out of memory. The k address lines specify the particular word chosen among the many available.
- The 2 control lines i/e specify the direction of transfer desired. The write i/p causes binary data to be transferred into the memory, and the Read i/p causes binary data to be transferred out of memory.

Memory decoding.



Binary Cell is a basic building block of RAM.

$\text{Read/write} = 1$, binary cell select Read mode

$\text{Read/write} = 0$, " " " " " "

Diagram of 4x4 RAM.

Each word in memory is assigned with identification number called as address ($0 - 2^k - 1$)

→ Consider for Ex: a memory unit with a capacity of 1k words of 16bits each since $1k = 1,024 = 2^{10}$ and 16 bits constitute 2 bytes, we can say that the memory can accommodate $2,048 = 2k$ bytes.

Memory address

Binary	Decimal	Memory Content
0000000000	0	10110101010110
0000000001	1	1010101110001001
0000000010	2	0000110101000110
	⋮	
1111111101	1021	1001110100010100
1111111110	1022	0000110100011110
1111111111	1023	1101111000100101

Contents of a 1024×16 Memory.

the address is determined from the relationship $2^k \geq m$, where m is the total no. of words and k is the no. of address bits needed to satisfy the relationship.

Write & Read operations.


Write operation → Transferring a new word to be store into memory.

- Apply the binary address to the desired word to address line.
- Apply the data bits to be stored in memory to data i/p. lines
- Activate the write i/p.


Read operation data from specified address in memory through data lines is transferred out.

- Apply the binary address of the desired word to the address lines
- Activate the read $\bar{P}/P$.

Timing diagram.




(a) write cycle.



(b) Read cycle. Timing diagram.

- Access time of memory is the time required to select a word and read it. The cycle time of memory is the time required to complete a write operation.

Semi Conductor Memories.



RAM is volatile memory so when power is off, Data of memory will get lost [data of RAM will erased]

SRAM



DRAM

Dynamic RAM.

→ Static RAM

→ made up of Flipflop.

It is made up of Transistor & Capacitor.




- Bitline Read/write
- faster
- No need of periodic refresh
- high cost
- Structure density is higher
- It needs more power
- It generates more heat
- It is used in CPU Cache

- [we have Read/Write operation]
- Slower
- It needs periodic refresh of Capacitor.
- low cost.
- Structure density is lower
- It needs less power
- It generates less heat.
- It is used in main memory of Computer.

Read/write = 0,

Write mode.

Diagram of 4x4 RAM.



Read/Write.

- 00 → word select
- 01 → word select
- 10 → word select
- 11 → word select

data.

ROM Structure Based on decoder & programmable OR gate
= AND gates (fixed) + programmable OR gates.

ROM Size $2^x \times y$ $\rightarrow$ no of o/p's
 $\downarrow$
no of i/p's

Ex finding ROM size.

Ex If i/p = 8, o/p = 4, then what is the size of ROM

$$x = 8, y = 4, \text{ size} = 2^x \times y \Rightarrow 2^8 \times 4 = 1024 \text{ bits}$$

$$= \left(\frac{1024}{8} \right) \text{ bytes} = 128 \text{ bytes} \quad \left[\begin{array}{l} \text{bits are converted} \\ \text{into byte divide by 8} \end{array} \right]$$

ROM classifications

PROM $\rightarrow$ Programmable Read only Memory.

EPROM $\rightarrow$ Erasable "

EEPROM $\rightarrow$ Electrically Erasable "

Flash $\rightarrow$

memory

Mask ROM.

Rom classifications.

1) PRom
Programmable Rom

→ Initially it is empty

→ then we can program it once

2) ERom
Erasable Rom

By UV rays we can erase data.

→ After that we can program this memory

3) EEProm
Electrically EProm

We can erase data electrically many times.

→ Efficiency of memory will decay with respect to erase.

Erase happens bit by bit.

4) Flash memory

Speed of erase is faster than EEPROM

→ Data erase is done block by block.

5) Mask Rom

It is PROM only.

→ It is programmed by chip manufacture

→ This Rom is masked off during photolithograph


SPLD (Simple Programmable Logic Device) Integrated circuit that contains a large no. of gates (AND OR)

- 1) PROM — fixed program
 - 2) PLA — prgm prgm
 - 3) PAL — prgm fixed
- User can configure different using PLD types of PLD

PROM AND OR
Design a combinational ckt using ROM. The ckt accept a 3bit number and o/p a binary number equal to the square of the i/p number.

	A	B	C	32	16	8	4	2	1
				B ₆	B ₅	B ₄	B ₃	B ₂	B ₁
0	0	0	0 (0)	0	0	0	0	0	0
1	0	0	1 (1)	0	0	0	0	0	1
2	0	1	0 (2)	0	0	0	1	0	0
3	0	1	1 (3)	0	0	1	0	0	1
4	1	0	0 (4)	0	1	0	0	0	0
5	1	0	1 (5)	0	1	1	0	0	1
6	1	1	0 (6)	1	0	0	1	0	0
7	1	1	1 (7)	1	1	0	0	0	1

AM the values are zero discount. We can reduce the no. of gates for implementation.
[B₁ = C]
Check the o/p. Consider i/p 101



PLA (Programmable Logic Array)

(5)

Programmable Logic Array as programmable AND gates and programmable OR gates

→ It is fixed architecture logic device with programmable AND gates and programmable OR gates

Steps to program PLA

Step 1:- Find boolean function from truth table

A	B	C	Y ₁	Y ₂
0	0	0	0	0
0	0	1	0	0
0	1	0	0	1
0	1	1	1	0
1	0	0	0	0
1	0	1	1	1
1	1	0	0	0
1	1	1	1	1



$$Y_1 = AC + BC$$




$$Y_2 = AC + A\bar{B}C$$




Step 2:- Identify no of i/p buffer

we have 2 i/p variables, so we need no of i/p buffers = 2



Step 3:- Implementation of boolean function in PLA



$$Y_1 = AC + BC$$

$$Y_2 = AC + \bar{A}B\bar{C}$$

no of prgm AND gates
to no of product terms
in boolean fun

$$Y_1 = AC + BC$$

$$Y_2 = AC + \bar{A}B\bar{C}$$

Programmable Array Logic

(2)

In its architecture includes programmable AND gates & fixed OR gates.

- It is most commonly used PLD.
- It has programmable AND gates and fixed OR gates.
- It provides simple structure & It has issues regarding flexibility.

$$\underline{\underline{X}} = \sum m(2, 3, 6, 7)$$

$$Y = \sum m(0, 2, 3, 5)$$

$$Z = \sum m(1, 6, 7)$$

	$\overline{B}\overline{A}\overline{C}$	$\overline{B}\overline{A}C$	$\overline{B}AC$	$\overline{B}ABC$
$\overline{A}$			1	1
A			1	1


$$X = B$$

1		1	1
	1		

$$Y = \overline{A}B + \overline{A}\overline{C} + A\overline{B}C$$

	1		
		1	1

$$Z = AB + \overline{A}\overline{B}C$$



Hazards

Hazards

Unwanted switching transients that may appear at the o/p of a ckt are called Hazards.

- Hazards cause the ckt to malfunction.
- The main cause of hazards is the different propagation delays at different paths.
- Hazards occur in combinational ckt where may cause a temporary false o/p value.
- When such combinational ckt are used in asynchronous sequential ckt they may result in transition to wrong stable state.


Hazards in Combinational ckt

- Assume Initially i/p's $x_1, x_2, x_3 = 0, 1, 0$

$$x_2 = 1$$

This case o/p of gate 1 = 0

o/p of gate 2 = 1 & o/p of ckt = 0



- Now change in $x_2 = 0$


$$\text{o/p of gate 1} = 1$$

$$\text{gate 2} = 0$$

- leaving x_1 at 1 however the o/p momentarily goes to '0' if the propagation delay through the Inverter is taken into considerations.

- The delay in the inverter causes the o/p of gate 2 to change to '0' before the o/p of gate 1 changes to 1.




- In this case both i/p's of gate 3 are equal to '0' causing the o/p to go to '0' for the short time equal to the propagation delay of the Inverter.



→ In combinational ckt, if o/p goes momentarily '0' when it should remain a 1. the hazard is static-1 hazard.

→ o/p goes to momentarily 1 when it should remain a '0'. The hazard is called as static-0 hazard.

→ o/p changes 2 (or) more times when it should change from 1 to 0. (or) from 0 to 1.



Hazards can be avoided by maintaining (0/1) for

Hazard free Realization

Hazards can be eliminated by enclosing two minterms

(01) maxterms in eqn

→ For exⁿ if the ckt has minterms $x_1x_2 + \bar{x}_2x_3$
 then these two minterms must be enclosed by
 introducing another minterm x_1x_3 .

	$\bar{x}_2\bar{x}_3$	$\bar{x}_2x_3$	$x_2\bar{x}_3$	x_2x_3
$\bar{x}_1$		1		
x_1		1	1	1

$$\bar{x}_2x_3 + x_1x_2$$

		1		
		1	1	1

$$y = x_1x_2 + \bar{x}_2x_3 + x_1x_3$$

eliminating hazards.


Ex obtain hazard free ckt.

$$f(A, B, C, D) = \sum m(1, 3, 6, 7, 13, 15)$$

	$\bar{C}\bar{D}$	$\bar{C}D$	CD	$C\bar{D}$
$\bar{A}\bar{B}$	0	1	3	2
$\bar{A}B$	4	5	7	6
AB	12	13	15	14
$A\bar{B}$	8	9	11	10

$$\bar{A}\bar{B}D + \bar{A}BC + ABD + \bar{A}CD + BCD$$

enclosing



Hazards in Sequential Circuits [Essential Hazards]

In synchronous sequential circuits with combinational ext design hazards are of no concern since ~~memory~~ momentary erroneous signals are not generally troublesome.


In synchronous sequential circuits if false output is feedback to the i/p then ckt enters into wrong state stable state.

Let us consider the ckt



Transition table

y	x			
	0	0	1	1
0	0	0	0	0
1	1	0	1	1



Essential Hazards


Unequal propagation delays originating at same point overcome by adjusting the amount of propagation delay.

If ckt is in total stable state $y x_1 x_2 = 111$ & x_2 changes $1 \rightarrow 0$ the next stable state should be 110 .

However because of the hazard o/p y may go to 0 momentarily if the false signal feedback into gate before the o/p of the inverter goes to 1, the o/p of gate 2 will remain at 0 and the ckt will switch to the incorrect total stable state 010 .

This malfunction can be eliminated by adding an extra gate to the ckt i.e. including redundant term

$$y = x_1x_2 + x_1y + x_2y$$



Implementation with SR Latches

Another way to avoid static hazards in asynchronous

Seq ckt is to implement the ckt with SR latches.

A momentary '1' signal applied to S or R i/l's of a NAND

latch will ~~not~~ have no effect on the state of the latch.

Similarly a momentary '0' signal applied to S or R i/l's of a NOR

latch will have no effect on state of the latch.

Consider a NAND SR latch with the following eqn


$$S = AB + CD$$

$$R = A'C$$

∴ It is a NAND latch we must apply complemented values to the i/l's

$$S = (AB + CD)' = (AB)'(CD)'$$

$$R = (A'C)'$$



Error detecting and correcting codes:

When information is transmitted from one circuit to another circuit and error may be occurred this means '0' may be changed to '1' and '1' changed to '0' that is 1 to 0 and 0 to 1.

→ one of the methods to detect the error is parity bit method.

A parity bit is used for detecting errors during transmission of binary information.

→ parity bit is an extra bit included with a binary message to make no. of 1's either even or odd.

Even parity:

In even parity the added parity bit will make the total no. of 1's an even count.

Odd parity:

In odd parity the added parity bit will make the total no. of 1's an odd count.

Hamming code:

Hamming code provides detection of a bit error and also identifies which bit is in error so that it can be corrected.

This hamming code is called either detecting and correcting code.

Number of parity bits:

No. of parity bits depend on the no. of information bits.

is determined by $2^P \geq x + P + 1$

Here x is the information bits

P is the no of parity bits

Ex: For 4 bit message 1011 find the hamming code
consider even parity?

Sol: 1 0 1 1
 $x = 4$

$$2^P \geq x + P + 1$$

If $P = 1$ $2^1 \geq 4 + 1 + 1$ not satisfied

$P = 2$ $2^2 \geq 4 + 2 + 1$ not satisfied

$P = 3$ $2^3 \geq 4 + 3 + 1$ condition satisfied

$P = 3$

$$\text{Total} = x + P$$

$$\text{Total no of bits} = x + P$$

$$4 + 3$$

$$T = 7$$

locating parity bits:

3 parity bits are numbered in ascending power 2.

That is 2^2 2^1 2^0
 $\downarrow$ $\downarrow$ $\downarrow$
4 2 1
 P^4 P^2 P^1

Assigning values to parity bits:

For P_1 LSB should be 1

For P_2 Middle bit should be 1

For P_4 third bit should be 1

D_7	D_6	D_5	P_4	D_3	P_2	P_1
7	6	5	4	3	2	1
111	110	101	100	011	010	001
1	0	1	0	1	0	1

1st bit position $P_1 \Rightarrow (1, 3, 5, 7) \Rightarrow (111) \Rightarrow$ Total no of 1's is odd
 $P_1 = 1$

2nd bit position $P_2 \Rightarrow (2, 3, 6, 7) \Rightarrow (11) \Rightarrow$ Total no of 1's is even
 $P_2 = 0$

3rd bit position $P_3 \Rightarrow (4, 5, 6, 7) \Rightarrow (11) \Rightarrow$ Total no of 1's is even
 $P_4 = 0$

Hamming bit 1010101

Determine the single error correcting code for the information code 10111 for odd parity?

sol

10111

$x = 5$

To find parity bits

$$2^p \geq x + p + 1$$

if $p = 1$ $2^1 \geq 5 + 1 + 1$ not satisfied

$p = 2$ $2^2 \geq 5 + 2 + 1$ not satisfied

$p = 3$ $2^3 \geq 5 + 3 + 1$ not satisfied

$p = 4$ $2^4 \geq 5 + 4 + 1$ condition satisfied

$p = 4$

Total $x + p$

$$= 5 + 4 = 9$$

locating parity bits

2^3	2^2	2^1	2^0
↓	↓	↓	↓
8	4	2	1
p_8	p_4	p_2	p_1

D_9	P_8	D_7	D_6	D_5	P_4	D_3	P_2	P_1
9	8	7	6	5	(4)	3	2	1
1001	1000	0111	0110	0101	0100	0011	0010	0001
1	0	0	1	1	1	1	0	0

1st bit position $P_1 \Rightarrow (1, 3, 5, 7, 9) \Rightarrow (1, 1, 1) \Rightarrow$ Total no of 1's odd
 $P_1 = 0$

2nd bit position $P_2 \Rightarrow (2, 3, 6, 7) \Rightarrow (1, 1) \Rightarrow$ Total no of 1's even
 $P_2 = 1$

3rd bit position $P_3 \Rightarrow (4, 5, 6, 7) \Rightarrow (1, 1) \Rightarrow$ Total no of 1's even
 $P_3 = 1$

4th bit position $P_4 \Rightarrow (8, 9) \Rightarrow (1) \Rightarrow$ Total no of 1's odd
 $P_8 = 0$

Hamming code 100111110

Encode the information character 01101110101 according to the 15 bit Hamming code for even parity?

01101110101
 $x = 11$

To find parity bits

$$2^p \geq x + p + 1$$

if $p = 1$ $2^1 \geq 11 + 1 + 1$ not satisfied

$p=2$ $2^2 > 11 + 2 + 1$ not satisfied

$p=3$ $2^3 > 11 + 3 + 1$ not satisfied

$p=4$ $2^4 > 11 + 4 + 1$ Condition satisfied

$p=4$

$$\begin{aligned} \text{Total} &= x + p \\ &= 11 + 4 \\ &= 15 \end{aligned}$$

2^4	2^3	2^2	2^1	2^0
↓	↓	↓	↓	↓
16	8	4	2	1
p_{16}	p_8	p_4	p_2	p_1

D_{15}	D_{14}	D_{13}	D_{12}	D_{11}	D_{10}	D_9	p_8	D_7	D_6	D_5	p_4	D_3	p_2	p_1
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
111	110	1101	1100	1011	1010	1001	1000	0111	0110	0101	0100	0011	0010	0001
0	1	1	0	1	1	1	1	0	1	0	1	1	1	0

1st bit $p_1 \Rightarrow (1, 3, 5, 7, 9, 11, 13, 15) \Rightarrow (1111) \Rightarrow$ Total no of 1's
position even $p_1 = 0$

2nd bit $p_2 \Rightarrow (2, 3, 6, 7, 10, 11, 14, 15) \Rightarrow (11111) \Rightarrow$ Total no of 1's
position odd $p_2 = 1$

3rd bit $p_4 \Rightarrow (4, 5, 6, 7, 12, 13, 14, 15) \Rightarrow (1111) \Rightarrow$ Total no of 1's
position odd $p_4 = 1$

4th bit $p_8 \Rightarrow (8, 9, 10, 11, 12, 13, 14, 15) \Rightarrow (11111) \Rightarrow$ Total no of 1's
position odd $p_8 = 1$

Hamming code 011011110101110

Assume that the even parity having code in example 0110011 is transmitted and that 0100011 is recieved. The receiver does not know what was transmitted determine bit location where error has occurred using receiving code

0100011

$$x = 7$$

To find parity bits

$$2^P \geq x + P + 1$$

if $P=1$ $2^1 \geq 7+1+1$ not satisfied

$P=2$ $2^2 \geq 7+2+1$ not satisfied

$P=3$ $2^3 \geq 7+3+1$ not satisfied

$P=4$ $2^4 \geq 7+4+1$ condition satisfied

$P = 4$

$$\text{Total} = x + P$$

$$= 7 + 4 =$$

$$\text{Total} = 7 = x + P$$

D_7	D_6	D_5	P_4	D_3	P_2	P_1
7	6	5	4	3	2	1
111	110	101	100	011	010	001
0	1	0	0	0	1	1

$P_1 \Rightarrow (1, 3, 5, 7) \Rightarrow (1) \Rightarrow \text{Total no of 1's odd}$

$P_1 = 1$

$P_2 \Rightarrow (2, 3, 6, 7) \Rightarrow (11) \Rightarrow \text{Total no of 1's even}$

$P_2 = 0$

$P_4 \Rightarrow (4, 5, 6, 7) \Rightarrow (1) \Rightarrow \text{Total no of 1's odd}$

$P_4 = 1$

$P_4 \ P_2 \ P_1$
 $1 \ 0 \ 1 \Rightarrow 5^{\text{th}} \text{ position is error}$

given Hamming code 0110011
 code 0110011

Hamming code 101101101 is received correct if any errors
 there are 4 parity bits & odd parity is used.

101101101

$x = 9$

To find parity bits

$2^p \geq x + p + 1$

if $p = 1$ $2^1 \geq 9 + 1 + 1$ not satisfied

$p = 2$ $2^2 \geq 9 + 2 + 1$ not satisfied

$p = 3$ $2^3 \geq 9 + 3 + 1$ not satisfied

$p = 4$ $2^4 \geq 9 + 4 + 1$ condition satisfied

Total = 9 = x + p

D_9	P_8	D_7	D_6	D_5	P_4	D_3	P_2	P_1
9	8	7	6	5	4	3	2	1
1001	1000	0111	0110	0101	0100	0011	0010	0001
1	0	1	1	0	1	1	0	1

$P_1 \Rightarrow (1, 3, 5, 7, 9) \Rightarrow (1111) \Rightarrow \text{Total no of 1's even}$
 $P_1 = 1$

$P_2 \Rightarrow (2, 3, 6, 7) \Rightarrow (1111) \Rightarrow \text{Total no of 1's odd}$ $P_2 = 0$

$P_4 \Rightarrow (1, 4, 5, 6, 7) \Rightarrow (1111) \Rightarrow \text{Total no of 1's even}$
 $P_4 = 0$

$P_8 \Rightarrow (8, 9) \Rightarrow (1) \Rightarrow$ Total no of 1's odd

$$P_8 = 0$$

$P_8 \ P_4 \ P_2 \ P_1$

0 0 0 1 $\Rightarrow$ 1st position

given Hamming code 101101101

code

101101100

Determine which bit any error in the even parity hamming code character 1100111 decode the message. 1st

Hamming code sequence for 11 bit message and correct if it is necessary even parity.

1010010111 01011

6th


Toggle Flip-Flop (T-FF)

(8)

Toggle FF is a basically a J-K FF with J & K terminals permanently connected together. It has only one i/p denoted by T.




J-K FF is converted into T FF




Logic Symbol of two edge triggered TFF

clk	T	Qn+1	State
↑	0	Qn	No change
↑	X	Qn	No change
1	X	Qn	No change
0	X	Qn	No change
↑	1	$\bar{Q}_n$	Toggle



Master-Slave Flip-Flop




- It consists of clocked JK FF as master & SR as slave.
- Clk signal is connected directly to the master FF but it is connected through inverter to the slave FF.

The information present at the J & K i/p is transmitted to the o/p of master FF on the +ve clk pulse and it is held there until the -ve clk pulse occur.

- After which it is allowed to pass through to the o/p of slave FF.
- o/p of slave FF is connected as a 3rd i/p of the master JK FF.
- when $J=1, K=0$ the master set sets on the +ve clk. The high y o/p of the master drives the S i/p of slave.
- so -ve clk slave sets, copying the action of master.
- when $J=0, K=1$ master resets on the +ve clk the high $\bar{y}$ o/p of the master goes to the R i/p of slave so on (-ve) clk slave resets, again copying the action of the master.
- when $J=1, K=1$ master toggles on the +ve clk and slave then copies the o/p of master on the -ve clk.
- At this instant feed back i/p to the master FF are complemented but as it is -ve half of the clk pulse master FF is inactive.
- This prevents race around condition.

Diagrams (or) wave-forms



Characteristic and Excitation table for JK FF

9

Truth table

clk	J	K	Q _{n+1}
0	X	X	Q _n
1	0	0	Q _n
1	0	1	0
1	1	0	1
1	1	1	$\bar{Q}_n$ (toggle)

Characteristic table

Q _n	J	K	Q _{n+1}
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	0

Excitation table

Q _n	Q _{n+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

Q _n	Q _{n+1}
0	0
0	1
1	0
1	1

for $J = Q_{n+1}$

Q _n	Q _{n+1}
0	0
0	1
1	0
1	1

for $K = \bar{Q}_{n+1}$

Q _n	J	K
0	0	0
0	1	0
1	0	1
1	1	0

$Q_{n+1} = \bar{Q}_n J + Q_n \bar{K}$

SR Flip-flop

clk	S	R	Q _{n+1}
1	0	0	Q _n
1	0	1	0
1	1	0	1
1	1	1	Invalid

Q _n	S	R	Q _{n+1}
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	X
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	X

Excitation

Q _n	Q _{n+1}	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

Truth table

Q _n	Q _{n+1}
0	0
0	1
1	0
1	1

$S = Q_{n+1}$

Q _n	Q _{n+1}
0	0
0	1
1	0
1	1

$R = \bar{Q}_{n+1}$

Q _n	S	R
0	0	0
0	1	0
1	0	1
1	1	0

$Q_{n+1} = S + Q_n \bar{R}$

D FF

Truth table

clk	D	Q _{n+1}
0	X	Q _n
1	0	0
1	1	1

Char table

Q _n	D	Q _{n+1}
0	0	0
0	1	1
1	0	0
1	1	1

Excitation table

Q _n	Q _{n+1}	D
0	0	0
0	1	1
1	0	0
1	1	1

$$D = Q_{n+1}$$

T FF

Truth table

clk	T	Q _{n+1}
0	X	Q _n
1	0	Q _n
1	1	$\bar{Q}_n$ (Togg)

Char table

Q _n	T	Q _{n+1}
0	0	0
0	1	1
1	0	1
1	1	0

Excitation table

Q _n	Q _{n+1}	T
0	0	0
0	1	1
1	0	1
1	1	0

	T	T
$\bar{Q}_n$		1
Q _n	1	

$$Q_{n+1} = \bar{Q}_n T + Q_n \bar{T}$$

$$Q_{n+1} = T \oplus Q_n$$

	Q _{n+1}	Q _{n+1}
$\bar{Q}_n$		1
Q _n	1	

$$T = Q_n \oplus Q_{n+1}$$

Flip-Flop Conversion Steps

- 1) Identify available and required FF
- 2) Make characteristic table for required FF
- 3) Make excitation " available FF
- 4) Write boolean expression for available FF
- 5) Draw the ckt

① SR Flip-flop to JK Flip-flop Conversion.

Required FF = JK
available FF = SR


Q_n	J	K	Q_{n+1}	S	R
0	0	0	0	0	X
0	0	1	0	0	X
0	1	0	1	1	0
0	1	1	1	1	0
1	0	0	1	X	0
1	0	1	0	0	1
1	1	0	0	X	0
1	1	1	0	0	1

	$\bar{J}\bar{K}$	$\bar{J}K$	$J\bar{K}$	JK
$\bar{Q}_n$	0	1	1	1
Q_n	X	1	1	X

$$S = \bar{Q}_n J$$

	$\bar{J}\bar{K}$	$\bar{J}K$	$J\bar{K}$	JK
$\bar{Q}_n$	X	X		
Q_n		1	1	

$$R = Q_n K$$



logic diagram of JK

② SR to D

Required D characteristic table
Available SR excitation


Q_n	D	Q_{n+1}	S	R
0	0	0	0	X
0	1	1	1	0
1	0	0	0	1
1	1	1	X	0

	$\bar{D}$	D
$\bar{Q}_n$		1
Q_n		X

$$S = D$$

	$\bar{D}$	D
$\bar{Q}_n$	X	
Q_n	1	

$$R = \bar{D}$$



D FF logic diagram.

③ SR TO TFF

Required T characteristic
Available SR Excitation

Q_n	T	Q_{n+1}	S	R
0	0	0	0	X
0	1	1	1	0
1	0	1	X	0
1	1	0	0	1


Knights S & R

$\bar{Q}_n$	T	
Q_n	X	1

$$S = T \bar{Q}_n$$

$\bar{Q}_n$	T	
Q_n	X	1

$$R = T Q_n$$



④ JK FF to SR FF

required SR FF char
Available JK Excitation


Q_n	S	R	Q_{n+1}	J	K
0	0	0	0	0	X
0	0	1	0	0	X
0	1	0	1	1	X
0	1	1	X	X	X
1	0	0	1	X	0
1	0	1	0	X	1
1	1	0	1	X	0
1	1	1	X	X	X

$\bar{Q}_n$	S	R	
Q_n	X	X	X

$$J = S$$

$\bar{Q}_n$	S	R	
Q_n	X	X	X

$$K = R$$



logic diagram for SR

⑤ JK to D

⑪

Available JK - Excitation table.

Required D - Characteristic table.


Q_n	D	Q_{n+1}	J	K
0	0	0	0	X
0	1	1	1	X
1	0	0	X	1
1	1	1	X	0

$\bar{Q}_n$	D	Q_n
0	0	1
X	2	X

$$J = D$$

$\bar{Q}_n$	D	Q_n
X	1	X
1	2	3

$$K = \bar{D}$$



logic symbol for D

⑥ JK to T

Available JK - Excitation table

Required T - Characteristic table


Q_n	T	Q_{n+1}	J	K
0	0	0	0	X
0	1	1	1	X
1	0	0	X	0
1	1	1	X	1

$\bar{Q}_n$	T	Q_n
0	0	1
X	2	X

$$J = T$$

$\bar{Q}_n$	T	Q_n
X	0	X
2	1	1

$$K = T$$



logic diagram for T from JK FF.

⑦ D to JK


Available D - Excitation table

Required JK - Characteristic table.

Q_n	J	K	Q_{n+1}	D
0	0	0	0	0
0	0	1	0	0
0	1	0	1	1
0	1	1	1	1
1	0	0	0	0
1	0	1	0	0
1	1	0	1	1
1	1	1	1	1

$\bar{Q}_n$	J	K	Q_n
0	0	1	1
1	0	1	1



$$D = J + Q_n \bar{K}$$



logic diagram for D from DFF.


⑧ D to SR Available D - Excitation table.
Required SR - characteristic table.

Q_n	S	R	Q_{n+1}	D
0	0	0	0	0
0	0	1	0	0
0	1	0	1	1
0	1	1	X	X
1	0	0	1	0
1	0	1	0	1
1	1	0	1	1
1	1	1	X	X





⑨ D to T Available D - Excitation table.
Required T - characteristic table.

Q_n	T	Q_{n+1}	D
0	0	0	0
0	1	1	1
1	0	1	1
1	1	0	0



⑩ T to JK Available T - Excitation table.
Required JK - characteristic table.

Q_n	J	K	Q_{n+1}	T
0	0	0	0	0
0	0	1	0	0
0	1	0	1	1
0	1	1	1	1
1	0	0	1	0
1	0	1	0	1
1	1	0	1	0
1	1	1	0	1



11

T to SR


Available T - excitation table.
Required SR - characteristic table.

12

Q_n	S	R	Q_{n+1}	T
0	0	0	0	0
0	0	1	0	0
0	1	0	1	1
0	1	1	X	X
1	0	0	1	0
1	0	1	0	1
1	1	0	1	0
1	1	1	X	X

	$\bar{S}$	S	$\bar{R}$	R
$\bar{Q}_n$	0	1	X	1
Q_n	1	X	X	0

$$T = Q_n R + \bar{Q}_n S$$



12

T to D


Available T - excitation table.
Required D - characteristic table.

Q_n	D	Q_{n+1}	T
0	0	0	0
0	1	1	1
1	0	0	1
1	1	1	0

	$\bar{D}$	D
$\bar{Q}_n$	0	1
Q_n	1	0

$$T = Q_n \bar{D} + \bar{Q}_n D$$

$$T = Q_n \oplus D$$




Flip-Flop Timing In designing digital systems with Flip-flops we have to consider 3 important parameters.

- 1) Setup time
- 2) Hold time
- 3) propagation Delay


① Setup time (t_s) Setup time is the minimum time required to maintain a constant voltage level for data after excitation i/p of the flip-flop device.

(00)

setup time is the minimum time for which data should be stable at the i/p before the active edge of clock arrives.




② Hold time (t_h) Time is the minimum time for which the data should be stable at the i/p after the active edge of clock has arrived.



③ propagation delay A propagation delay is the time required to change the o/p after application of the i/p. Several categories of propagation delay are important in the operation of flip-flop.




Propagation delay (t_{PLH}):- It is measured from the triggering edge of the clock pulse (or) the present i/p to the Low-to-high transition of the o/p.



Response changing from low to high is called t_{PLH}

Propagation delay (t_{PLH}):- It is measured from the triggering edge of the clk pulse (or) the clear i/p to the High-to-low transition of the o/p.


Response changing from high to low is called t_{PLH}



Clock skew

- One of the most common timing problems in synchronous ckt is clock skew.
- In many digital ckt, the o/p of the one ff is connected either directly (or) through logic gates to the i/p of another ff and both flip-flops are triggered by the same clk signal.
- The propagation delay of a ff and (or) the delays of the intervening gates make it difficult to predict precisely when the changing state of one ff will be experienced by another.

The clock signal which is applied simultaneously to all the FF in a synchronous system may undergo varying degrees of delay caused by wiring & components and arrive at the clk input of different FFs at different times. This delay is called clock skew.




clk & dat are in same direction then it is called +ve ^{clock} skew.

clk & data are in opposite direction then it is called -ve clock skew.


Sequential ckt Design and Analysis

- clocked FFs are used as memory elements, which change their individual states in Synchronization with the periodic clock signal.
- change in states of FFs and change in state of the entire ckt occurs at the transition of the clock signal.
- Synch (or) clocked sequential ckt are represented by two models.

moore ckt o/p depends only on the present state of the FFs.



Ex II of moore model



moore ckt model with an o/p decoder.


Design 4-bit Synchronous Counter using JK FF.

Q_3	Q_2	Q_1	Q_0	Q_3^+	Q_2^+	Q_1^+	Q_0^+	J_3	K_3	J_2	K_2	J_1	K_1	J_0	K_0
0	0	0	0	0	0	0	1	0	x	0	x	0	x	1	x
0	0	0	1	0	0	1	0	0	x	0	x	1	x	x	1
0	0	1	0	0	0	1	1	0	x	0	x	x	1	1	x
0	0	1	1	0	1	0	0	0	x	1	x	0	x	x	1
0	1	0	0	0	1	0	1	0	x	x	0	1	x	x	1
0	1	0	1	0	1	1	0	0	x	x	0	x	1	1	x
0	1	1	0	0	1	1	1	1	x	0	x	0	x	1	x
0	1	1	1	1	0	0	0	x	0	0	x	1	x	1	x
1	0	0	0	1	0	0	1	x	0	0	x	x	0	1	x
1	0	0	1	1	0	1	0	x	0	1	x	x	1	1	x
1	0	1	0	1	0	1	1	x	0	0	x	0	x	1	x
1	0	1	1	1	1	0	0	x	0	x	0	x	0	1	x
1	1	0	0	1	1	0	1	x	0	x	0	x	0	1	x
1	1	0	1	1	1	1	0	x	0	x	0	x	0	1	x
1	1	1	0	1	1	1	1	x	0	x	1	x	1	1	x
1	1	1	1	0	0	0	0	x	1	x	1	x	1	1	x


$\overline{Q_3}Q_2$	$\overline{Q_3}Q_1$	$\overline{Q_3}Q_0$	$\overline{Q_3}\overline{Q_0}$
0	1	3	2
4	5	7	6
12	13	15	14
8	9	11	10

Mealy ckt o/p depends on both the present state of the ffs & on the i/p's

→ Sequential ckt's are also called as Finite state Machine



Example of Mealy model



Difference b/w Mealy ckt model & Moore machine & mealy machine.


- Moore
- 1) Its o/p depend upon present state only $z(t) = g\{s(t)\}$
 - 2) Its changes doesn't affect the o/p
 - 3) It requires more no. of states for implementing same funn

Its o/p depends upon both present state as well as present i/p.
 $z(t) = g\{s(t), x(t)\}$
 I/p changes may affect the o/p of ckt.
 It requires less no. of states for implementing same funn


Design procedure for clocked sequential ckt.

- 1) A state diagram (or) timing diagram is given which describes the behaviour of the ckt that is to be designed.
- 2) obtain the state table.
- 3) The no. of states can be reduced by state reduction method.
- 4) Do state assignment (if required)
- 5) Determine the no. of flip-flops required and assign letter symbol.
- 6) Decide the type of flip-flop to be used.
- 7) Derive the ckt excitation table from state table
- 8) obtain the expression for ckt op and flip-flop.
- 9) Implement the ckt.

State diagram. It is a pictorial representation of a behaviour of a sequential ckt.



mealy ckt.



moore ckt

State table

translate the information contained in the state diagram into a tabular form.


present state	Next state		o/p.	
	X=0	X=1	X=0	X=1
AB	AB	AB	Y	Y
a	a, 0	c, 0	0	0
b	b, 0	a, 0	0	0
c	d, 0	c, 1	0	1
d	b, 0	d, 0	0	0

present state	Next state		o/p.
	X=0	X=1	
a	a	c	0
b	b	a	0
c	d	c	1
d	b	d	0

moore ckt
table

State reduction

The reduction in redundant states reduce the no. of required PPs and logic gates, reducing the cost of the final ckt.




State table for given state diagram

Present state	Next state		o/p	
	X=0	X=1	X=0	X=1
a	b	c	0	0
b	d	e	1	0
c	c	d	0	1
d	a	d	0	0
e	c	d	0	1

Reduced state stable.

Present state	Next state		o/p	
	X=0	X=1	X=0	X=1
a	b	c	0	0
b	d	c	1	0
c	c	d	0	1
d	a	d	0	0



Reduced state diagram.

State Assignment

- During design process states are often denoted symbolically
- Some state assignments (choosing binary represent of the state) result in simple ckt than other state assignments.

The process of assigning binary values to the states of the sequential machine is known as state assignment.


Rules for state assignment

Rule 1 States having the same NEXT STATE for a given I/P condition should have assignments which can be grouped into logically adjacent cells in k-map

Rule 2 states that are the next states of a single state should have assignments which can be grouped into logically adjacent cells in a k-map.

A sequential ckt has one I/P & one O/P. The state diagram is shown in fig design the sequential ckt with


- a) D FF 2) T FF 3) RS & 4) JK FF



Rule 1 - States having the same NEXT STATE for a given I/P Condition should have assignments which can be grouped into logically adjacent cells in k-map.

Rule 2 - States that are the next states of a single state should have assignments which can be grouped into logically adjacent cells in a k-map.

A sequential ckt has one I/P & one O/P. The state diagram is shown in fig design the sequential ckt with
a) D FF 2) T FF 3) RS & 4) JK FF



state table

present state		Next state		dp	
		X=0	X=1	X=0	X=1
A	B	AB	AB	Y	Y
0	0	00	10	0	1
0	1	11	00	0	0
1	0	10	01	1	0
1	1	00	10	1	0

There are no equivalent states $\therefore$ no reduction

→ State table shows that ckt goes to 4 states
Required. 2 FF = no. of states = $2^m = 2^2 = 4$, (m=no. of FF)

Two FFs are required A & B

1) Design using D FFs

present state			Next state		Flipflop inputs		dp
A	B	X	A+	B+	DA	DB	Y
0	0	0	0	0	0	0	0
0	0	1	1	0	1	0	1
0	1	0	1	1	1	1	0
0	1	1	0	0	0	0	0
1	0	0	1	0	1	0	1
1	0	1	0	1	0	1	0
1	1	0	0	0	0	0	1
1	1	1	1	0	1	0	0

Excitation table of D FF

Qn	Qn+1	D
0	0	0
0	1	1
1	0	0
1	1	1




Apply the Excitation table of D FF to A, A+ columns it will give the DA & DP. Apply to B, B+ it gives the DB value.

$$D_A = \bar{A}\bar{B}X + \bar{A}B\bar{X} + A\bar{B}\bar{X} + ABX$$

$$D_B = \bar{A}B\bar{X} + A\bar{B}X$$

$$Y = \bar{A}\bar{B}X + \bar{A}B\bar{X} + A\bar{B}\bar{X} = \bar{A}\bar{B}X + A\bar{X}(\text{of } B)$$

$$Y = \bar{A}\bar{B}X + A\bar{X}$$



Sequential ckt for given state diagram by using D FF

Qn	Qn+1	T
0	0	0
0	1	1
1	0	1
1	1	0



By using T FF

present state (i/p's)			Next state		Flip-flops T's		o/p
A	B	X	A ⁺	B ⁺	T _A	T _B	Y
0	0	0	0	0	0	0	0
0	0	1	1	0	1	0	1
0	1	0	1	1	1	0	0
0	1	1	0	0	0	1	0
1	0	0	1	0	0	0	1
1	0	1	0	1	1	1	0
1	1	0	0	0	1	1	1
1	1	1	1	0	0	1	0


$$T_A = \bar{A}\bar{B}X + \bar{A}B\bar{X} + A\bar{B}X + AB\bar{X}$$

$$T_B = \bar{A}BX + A\bar{B}X + AB\bar{X} + ABX$$

$$o/p = \bar{A}\bar{B}X + A\bar{B}\bar{X} + AB\bar{X}$$



Design sequential ckt for given state diagram by using SR flip-flop



Excitation table of SR

Qn	Qn+1	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

No. of flip-flops depend upon the no. of states
 (00, 01, 10, 11) 4 states $= 2^M = 2^2$
 $M = 2$ [2 flip-flops are required]

present state			q/p X	Next state		S, R		S, R		o/p(y)
A	B	A ⁺		B ⁺	S	R	S	R		
0	0	0	0	0	0	X ⁽⁰⁾	0	X ⁽⁰⁾	0	
0	0	1	0	1	0	X ⁽¹⁾	1 ⁽⁰⁾	0	0	
0	1	0	0	1	0	X ⁽²⁾	X ⁽⁰⁾	0	1 ⁽²⁾	
0	1	1	1	0	1 ⁽³⁾	0	0	1 ⁽³⁾	0	
1	0	0	1	1	X ⁽⁴⁾	0	1 ⁽⁴⁾	0	0	
1	0	1	1	0	X ⁽⁵⁾	0	0	X ⁽⁵⁾	1 ⁽⁵⁾	
1	1	0	1	1	X ⁽⁶⁾	0	X ⁽⁶⁾	0	0	
1	1	1	0	0	0	1 ⁽⁶⁾	0	1 ⁽⁷⁾	1 ⁽⁶⁾	

flip-flop is applied to A & A⁺ column
 flip-flop is applied to B & B⁺ column

excitation table of SR flip-flop is applied to A & A+ column then we will get SA RA values. Similarly apply to B & B+ column then you will get SB, RB values.

SA = ABX

AB	ABX	ABX	ABX
0	1	1	2
X	X	X	X

RA = ABX

AB	ABX	ABX	ABX
0	1	1	2
X	X	X	X

SB = AX + ABX

AB	ABX	ABX	ABX
0	1	1	2
X	X	X	X

RB = AX + ABX

AB	ABX	ABX	ABX
0	1	1	2
X	X	X	X

$R_B = BX + AX$

AB	ABX	ABX	ABX
0	1	1	2
X	X	X	X


$$S_A = \bar{A}BX, \quad S_B = A\bar{X} + \bar{A}\bar{B}X$$

$$R_A = ABX$$


$$R_B = BX \oplus AX$$


$$R_B = BX + AX, \quad \text{Op} = AX + \bar{A}\bar{B}\bar{X}$$

Sequential ckt for given state diagram.



Design Sequential ckt for given state diagram by using JK Flip-Flop.





total state (00, 01, 10, 11) 4. we required
 $4 = 2^2 \Rightarrow M = 2$ (no. of flipflops = 2) (6)
 excitation table of JK

Qn	Qn+1	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

Present state A B X			Next state A ⁺ B ⁺		J _A	K _A	J _B	K _B	o/p(y)
0	0	0	0	0	0	X ₀	0	X ₀	0
0	0	1	0	1	0	X ₁	1	X ₁	0
0	1	0	0	1	1	X ₂	X ₂	0	0
0	1	1	0	1	0	X ₃	X ₃	0	0
1	0	0	1	0	X ₄	0	0	X ₄	1
1	0	1	0	0	X ₅	1	0	X ₅	1
1	1	0	1	0	X ₆	0	X ₆	1	0
1	1	1	1	1	X ₇	0	X ₇	0	0

Apply excitation table of JK to A & A⁺ column. then we will get J_A K_A values. and same table apply to B & B⁺ column then we will get J_B K_B values.

0	1	3	2
X ₂	X ₃	X ₇	X ₆

$$J_A = B\bar{X}$$

X ₀	X ₁	X ₃	X ₂
X ₄	X ₅	X ₇	X ₆

$$K_A = \bar{B}X$$

0	1	3	2
X ₄	X ₅	X ₇	X ₆

$$J_B = A\bar{X}$$

X ₀	X ₁	3	2
X ₄	X ₅	7	6


$$K_B = A\bar{X}$$

0	1	3	2
1	1	7	6

$$o/p(y) = A\bar{B}$$


$$J_A = B\bar{X} \quad J_B = \bar{A}X$$

$$K_A = \bar{B}X \quad K_B = AX, \quad o/p(y) = A\bar{B}$$



Sequential ckt by using JK Flip-flop.

Design Sequential ckt for given state diagram by using D flip-flop.



Present state	Next state				
A	B	X	A+	B+	o/p (y)
0	0	0	1	0	1
0	0	1	0	0	1
0	1	0	0	0	0
0	1	1	0	1	1
1	0	0	1	0	0
1	0	1	1	1	0
1	1	0	0	1	0
1	1	1	1	1	1

Excitation table of DFF

Q	Q+	D
0	0	0
0	1	1
1	0	0
1	1	1

$$D = Q+$$

$$D_A = A+$$

$$D_B = B+$$

$$4 \text{ states} = 2^2$$

No. of FF = 2 FF required

Apply Excitation table of DFF to A & A+ Column. you will get D_A value
By apply B & B+ value you will get D_B value

$D_A = \bar{B}\bar{X} + A\bar{B} + ABX$

$\bar{A}$	$\bar{B}$	$B\bar{X}$	BX
0	1	1	0
0	0	0	1
1	1	1	0
1	0	0	1

$D_B = AX + A\bar{B} + BX$

$\bar{A}$	$\bar{B}$	$B\bar{X}$	BX
0	1	1	0
0	0	0	1
1	1	1	0
1	0	0	1


$y = \bar{A}\bar{B}X + BX + A\bar{B}X$

$\bar{A}$	$\bar{B}$	$B\bar{X}$	BX
0	1	1	0
0	0	0	1
1	1	1	0
1	0	0	1

$$D_A = \bar{B}\bar{X} + A\bar{B} + ABX$$

$$D_B = AX + A\bar{B} + BX$$

$$y = \bar{A}\bar{B}X + BX + A\bar{B}X$$



Construct the state table & state diagram for the mealy sequential ckt



Characteristic TFF


Q_n	T	Q_{n+1}
0	0	0(Q_n)
0	1	1($\bar{Q}_n$)
1	0	1(Q_n)
1	1	0($\bar{Q}_n$)

$$T_A = x, T_B = xQA, o/p(y) = QAQB$$

Present State A B x	$x = T_A$	$xQA = T_B$	Next state $QA^+ QB^+$	$o/p(y)$
0 0 0	0	0	0 0	0
0 0 1	1	0	1 0	0
0 1 0	0	0	0 1	0
0 1 1	1	0	1 1	0
1 0 0	0	0	1 0	0
1 0 1	1	1	0 1	1
1 1 0	0	0	1 1	1
1 1 1	1	1	0 0	1

Apply characteristic table of TFF to A & T_A column then we will get QA^+ value. Apply to B & T_B column you will get QB^+


From characteristic table of TFF
 $T_A = 0$, when $J=0, K=0, QA^+ = QA$
 $T_A = 1$, when $J=1, K=1, QA^+ = \bar{QA}$



Analysis of Sequential CRT

Steps

- ① Determine the flip-flop i/p equs and the o/p equs from the given sequential CRT
- ② Derive by using characteristic table of FFs find the next state values.
- ③ Draw the state table.
- ④ Draw state diagram. *Construct the state diagram for given moore sequential CRT.*



$$J_A = Q_B, K_A = \bar{X} J_A$$

$$J_B = \bar{X}, K_B = X \oplus Q_A = \bar{X} Q_A + X \bar{Q}_A$$


Characteristic table of JK.

Q_n	J	K	Q_{n+1}
0	0	0	0 (on)
0	0	1	0 (on)
0	1	0	1 (on)
0	1	1	1 (on)
1	0	0	1 (on)
1	0	1	0
1	1	0	1
1	1	1	0

Present state			i/p				Next state	
Q_A	Q_B	X	J_A	K_A	J_B	K_B	Q_A^+	Q_B^+
0	0	0	0	0	0	1	0	0
0	0	1	0	0	1	0	1	1
0	1	0	1	0	0	1	1	0
0	1	1	1	0	1	1	1	1
1	0	0	0	0	0	0	1	0
1	0	1	0	0	0	0	0	0
1	1	0	1	1	1	1	1	1
1	1	1	1	0	0	0	1	1


apply characteristic table of JK FF to Q_A & J_A column then we will get Q_A^+ value. If apply to Q_B & $J_B = Q_A^+$

8



state diagram.

Construct the state table & state diagram from given mealy sequential cbt.



$$Q_A^+ = D_A = xQ_A + Q_B \quad D_B =$$


$$Q_B^+ = D_B = \bar{Q}_A Q_B, \quad y(o/p) = \bar{x} \bar{Q}_B + x Q_A$$

$$Q_A^+ = D_A = xQ_A + Q_B = 0 \cdot 0 + 0 = 0$$

$$Q_B^+ = D_B = \bar{Q}_A Q_B = 1 \cdot 0 = 0$$

P.S	Q _A	Q _B	x	D _A = Q _A ⁺	D _B = Q _B ⁺	y (o/p)
0	0	0	0	0	0	1
0	0	0	1	0	0	0
0	0	1	0	1	1	0
0	0	1	1	1	1	0
1	0	0	0	0	0	1
1	0	0	1	1	0	0
1	0	1	0	1	0	0
1	0	1	1	1	0	1

state table




state diagram


Serial adder

- Serial adder is a ckt in which bits are added a pair at a time when speed is not of great important.
- It's cost-effective option to use serial adder.

Mealy type FSM for serial adder



Block diagram of the Serial Adder




- each clk cycle pair of bits is added by the Seqⁿ ckt used as an Adder.
- we have to consider stating carry of previous bit addition while adding the current pair of bits $C=0$ either 1
- op value ADD-S depend on both the state (carry-in) & previous $x \& y$
- state a, carry-in is 0 we get
 - ADD-S=0, carry-in=0, for $xy=00$
 - ADD-S=1, carry-in=0, for $xy=01$ or 10
 - ADD-S=0, carry-in=1, for $xy=11$
- For $xy=11$, carry-in becomes 1 and we have to change state
- For other values of $x \& y$ carry-in remains 0 and hence doesn't change

→ In states, Carry-in is 1, we get

ADDs = 1, Carry-in = 0, for xy = 00

ADDs = 0, Carry-in = 1, for xy = 01 (or) 10

ADDs = 1, Carry-in = 1, for xy = 11



state a carry-in = 0. state b carry-in = 1

Mealy type state diagram for Serial Adder

Present state A	Next state				o/p ADD-s			
	xy = 00	01	10	11	00	01	10	11
0(a)	0(a)	0(a)	0(a)	1(b)	0	1	1	0
1(b)	0(a)	1(b)	1(b)	1(b)	1	0	0	1


	xy	xy	xy	xy
$\bar{A}$	0	1	1	2
A	4	1	5	6

$A_t = xy + Ax + Ay$
logic diagram.

	1	3	4
1	5	1	6

$$ADD-s = A \oplus x \oplus y$$

A	B	x	A'	B'	dp
0	0	0	0	0	0
0	0	1	0	1	1
0	1	0	0	0	1
0	1	1	1	1	0
1	0	0	0	0	1
1	0	1	1	1	0
1	1	0	1	0	0
1	1	1	1	1	1




Data Transmission in Shift Registers

- Register is nothing but to store more than 1 bit we require registers.
- FF is nothing but a binary cell capable of storing one bit information and can be connected together to perform counting operations the group of FF is called counter.
- Group of FF can be used to store a word which is called register.
- Increase the storage capacity in terms of no. of bits we have to use a group of FF is called register.


Register Classification.

- Register may be classified based on the way in which data are entered and taken out from a register.

mode of operation



Serial-in serial-out shift register.




Shift-left register.

entry of 4 bit binary number 1111 into the register. beginning with left most bit initially register is cleared. $\therefore$ we have

$$Q_A Q_B Q_C Q_D = 0000$$

a) when data 1111 is applied serially, i.e. left most 1 is applied is D_{in}



$$D_{in} = 1, Q_A Q_B Q_C Q_D = 0000$$



Shift-right register.


We need 4 clk pulses to transmit 1

4 bits 1111




0000 1000 1100 1110 1111

Serial in parallel out shift register.



Parallel in serial out shift register




- There are 4 i/p X_A, X_B, X_C, X_D for entering data in parallel into the register.
- Shift/load is the control i/p which allows shift (or) loading data operation of the register.
- when shift/load is low, gates G_1, G_2, G_3 are enabled allowing each i/p data bit to be applied to D i/p of respective FF.
- when clock pulse is applied the FFs with $D=1$ will SET and those with $D=0$ will RESET thus all 4 bits are stored simultaneously.
- when shift/load is high, gates G_1, G_2, G_3 are disabled and only

This allows the data bits to shift right from one state to the next

→ The OR gates at the D-iffs of the FFs allow either the parallel data entry operation (or) shift operation, depending on which AND gates are enabled by the level on the shift/load i/p.


Parallel in parallel out shift register.



Applications of Shift Register.

- 1) parallel to serial conversion
- 2) serial to parallel conversion
- 3) Delay line
- 4) Shift Register Counter
- 5) Sequence generator

Universal shift Register Parallel outputs.



→ shift left, right & Right + left by 0 or 1 by using Bidirectional

- | | | | |
|----------------|----------------|---|----------------|
| S ₁ | S ₀ | → | No change |
| 0 | 0 | → | shift left |
| 0 | 1 | → | shift right |
| 1 | 0 | → | shift right |
| 1 | 1 | → | parallel load. |

Counters

④

A Digital Counter is a set of FFs whose states change in response to pulses applied at the i/p to the counter.

- The FFs are interconnected such that their combined state at any time is the binary equivalent of the total no. of pulses that have occurred upto that time.
- A counter is used to count pulses.
- A counter can also be used as a frequency divider to obtain waveforms with frequencies that are specific fractions of the clk frequency.
- They are also used to perform the timing functions as in digital watches to create time delay to produce non-sequential binary counts, to generate pulse trains, and to act as frequency counters.
- Counters may be asynchronous counters (or) synchronous counters.
- Asynchronous counters are also called ripple counters. The ripple counter is the simplest type of counter.
- The easier to design and requires the least amount of hardware.
- In ripple counters the FFs within the counter are not made to change the state at exactly the same time.
- Because the FFs are not triggered simultaneously the clk doesn't directly control the time at which every stage changes state.

- An asynchronous counter uses n FFs to perform a counting function.
- The actual hardware used is usually 3- n FFs connected in toggle-mode i.e. with J & Ks connected to logic 1.
- The asynchronous counter has a disadvantage i.e. so-far as the unwanted spikes are concerned.
- This limitation is overcome in parallel counters.
- The asynchronous counter is called ripple counter.

Asynchronous Counters

- 1) In this type of counter FFs are connected in such a way that the output of first FF drives the clock for the 2nd FF, the output of 2nd FF drives the clock of the 3rd so on.
- 2) All the FFs are not clocked simultaneously.
- 3) Design and implementation is very simple even for more no. of states.
- 4) Main drawbacks of the counters is their low speed as the clock is propagated through a no. of FFs before it reaches the last FF.

Synchronous Counter

In this type of counter there is no connection b/w the output of first FF and clock input of next FF and so on.

- 1) All the FFs are clocked simultaneously.

Design and implementation becomes tedious and complex as the no. of states increases.

- 2) clock is applied to all FFs simultaneously. The total propagation delay is equal to the propagation delay of only one FF. Hence they are faster.


- A counter may be an up-counter (or) down counter.
- An up-counter is a counter which counts in the upward direction i.e. $0, 1, 2, \dots, N$.
- A down-counter is a counter which counts in downward direction i.e. $N, N-1, N-2, \dots, 1, 0$.
- Each of the counter counts of the counter is called state of the counter.
- The no. of states through which the counter passes before returning to the starting state is called the modulus of the counter.

Design of Asynchronous Counter.

- 1) No. of states through counter passes.
- 2) Decide no. of bits for Ripple Counter.
- 3) state diagram.
- 4) Truth table for Reset logic.
- 5) K-map simplification.
- 6) Logic diagram.

Asynchronous Counters


- Counter consists of a series connection of complementing FFs with the clk of.




Binary Counter can count is $2^n - 1$ Ex: 2-bit counter can count is $2^2 - 1 = 3$ ("1")

After reaching the maximum count the counter resets to '0' on arrival of the next CLK pulse and it starts counting again.

triggered n-bit counter





Asynchronous 2-bit Counter using Negative Edge triggered




Timing diagram


Two-bit down Counter




Design mod-5 Asynchronous Counter



Clk	C	B	A
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
	1	0	1



State diagram




Design of Synchronous Counters:

- 1) Obtain no. of flip-flops required
- 2) State diagram
- 3) Choice of FFs and excitation table
- 4) Minimal expressions for excitations
- 5) Logic diagram.

Design of a Synchronous Mod-6 Counter Using JK.

- 1) mod-6 Counter is sequence.
000 001 010 011 100 101, 000. It has 6 states.
It requires $n=3$ FFs, $2^3 = 8$ states.
 $N \geq 2^n$
 $6 \geq 2^3$



000 $\rightarrow$ 0
 001 $\rightarrow$ 1
 010 $\rightarrow$ 2
 011 $\rightarrow$ 3
 100 $\rightarrow$ 4
 101 $\rightarrow$ 5
 000 $\rightarrow$ 0

Excitation table

Q_n	Q_{n+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

Type of ff & Excitation table

Present state			Next state			$J_3 \quad K_3$		$J_2 \quad K_2$		$J_1 \quad K_1$	
Q_3	Q_2	Q_1	Q_3^+	Q_2^+	Q_1^+						
0	0	0	0	0	1	0	X	0	X	1	X
0	0	1	0	1	0	0	X	1	X	X	1
0	1	0	0	1	1	0	X	X	0	X	X
0	1	1	1	0	0	X	X	X	1	X	1
1	0	0	1	0	1	X	0	0	X	X	X
1	0	1	0	0	0	X	1	0	X	X	1
1	1	0	X	X	X	X	X	X	X	X	X
1	1	1	X	X	X	X	X	X	X	X	X

Apply Excitation table of JK to Q_3 & Q_2^+ column then we will get $J_3 \quad K_3$ values.

Apply to Q_2 & $Q_2^+ \rightarrow J_2 \quad K_2$
 Apply to Q_1 & $Q_1^+ \rightarrow J_1 \quad K_1$

Q_2	0	1	1	0
Q_3	X	X	X	X

Q_2	X	X	X	X
Q_3	1	1	X	X

Q_2	1	X	X	X
Q_3	X	X	X	X

Q_2	X	X	1	1
Q_3	X	X	X	X

$J_3 = Q_3 \quad Q_1$

$K_3 = Q_1$

$J_2 = Q_3 \quad Q_1$


$K_2 = Q_1$

$J_1 = 1$

Q_2	0	1	X	X
Q_3	1	X	X	X

$K_1 = 1$

Q_2	X	1	1	X
Q_3	X	X	X	X




logic diagram of synchronous mod-6 counter using JK FF

Synchronous Counter

(15)

→ Each flip-flop in the counter is triggered at the same time the counter is called as synchronous counter.

→ clk signal is connected in parallel to clk i/p of both FFs.



→ QA clk of first stage is used for above the J & K i/p of 2nd stage

→ Let us see operation ① First clk pulses
we assume $Q_A = Q_B = 0$. +ve edge FF A will toggle because $J_A = K_A = 1$. FF B o/p will remain zero. because $J_B = K_B = 0$.


② After 1st clk $Q_A = 1, Q_B = 0$ -ve edge
In this both FFs will toggle because they both have a toggle condition ($J_A = K_A = J_B = K_B = 1$)

③ After 2nd clk $Q_A = 0, Q_B = 1$ -ve edge triggering of 3rd pulse
FF A toggle $Q_A = 1$ FF B $Q_B = 1$

④ leading edge of 4th clk. JK both are toggles
 $Q_A = Q_B = 0$. & counter recycled back to its original state



Asynchronous up/down Counter.



- 1) A mode control i/p is used to select either up or down mode.
- 2) Combinational crt is required to allow each pair of ffs.

Inputs	M Q Q̄			O/P Y
M=0	0	0	0	0 (1)
	0	0	1	1 (2)
	0	1	0	0 (3)
	0	1	1	1 (4)
M=1	1	0	0	0 (1)
	1	0	1	1 (2)
	1	1	0	0 (3)
	1	1	1	1 (4)


Y = Q̄ for down counting

Y = Q for up counting


M	Q	Q̄	Y
0	0	1	1
0	1	0	0
1	0	0	0
1	1	1	1

$$Y = M\bar{Q} + M\bar{Q}$$

logic diagram




3-bit up/down counter that will count 0
 when M=1 it will count from 000 upto 111
 111 down to 000.
 M=0 " " " " " "




3-bit Asynchronous up/down Counter

Timing diagram for 3 bit up/down ripple counter


up/down = 1



up/down = 0
Timing diagram for 3 bit down ripple (Asynchronous) counter



3 bit Synchronous up/down counter.




Design of Synchronous 3 bit up-down counter using JKFF.

3 bit counter requires 3 JFFs. It has 8 states

000, 001, 010, 011, 100, 101, 110, 111

→ For selecting up & down modes, a control (or) mode signal M is required. Let us say it counts up when mode signal $M=1$ up counter.
 $M=0$ down counter.





State diagram.

state table


Present state				mode	Q_3^+	Q_2^+	Q_1^+	J_2	K_2	J_3	K_3	J_1	K_1
Q_3	Q_2	Q_1	M										
0	0	0	0	0	1	1	1	1	X	1	X	1	X
0	0	0	1	1	0	0	1	0	X	0	X	1	X
0	0	1	0	0	0	0	0	0	X	1	X	1	X
0	0	1	1	1	0	1	0	0	X	X	1	1	X
0	1	0	0	0	0	0	1	0	X	X	0	1	X
0	1	0	1	1	0	1	1	0	X	X	0	1	X
0	1	1	0	0	1	0	0	1	X	1	X	1	X
0	1	1	1	1	1	0	1	1	X	1	X	1	X
1	0	0	0	0	1	0	1	1	X	0	X	1	X
1	0	0	1	1	1	0	0	1	X	0	X	1	X
1	0	1	0	0	1	1	0	1	X	0	X	1	X
1	0	1	1	1	1	1	0	1	X	0	X	1	X
1	1	0	0	0	1	1	1	1	X	0	X	1	X
1	1	0	1	1	1	1	1	1	X	0	X	1	X
1	1	1	0	0	1	1	1	1	X	0	X	1	X
1	1	1	1	1	0	0	0	0	X	1	X	1	X

$Q_3/Q_2/M$



$$J_3 = \overline{Q_2} \overline{Q_1} \overline{M} + Q_2 Q_1 M$$

$$K_2 = \overline{Q_3} \overline{Q_1} \overline{M} + Q_3 Q_1 M \quad J_2 = \overline{Q_1} \overline{M} + Q_1 M \quad K_1 = \overline{Q_1} \overline{M} + Q_1 M$$




... counter.


Shift Register counters.

- One of the applications of shift registers is that they can be arranged to form several types of counters.
- Shift register counters are obtained from serial-in, serial-out shift registers by providing feedback from the Q of last FF to the Q of first FF. These devices are called counters.

Ring Counter (Twisted ring (or) Johnson counter)



logic diagram of 4 bit ring counter using D FF



Q_1	Q_2	Q_3	Q_4	After clk pulse
1	0	0	0	0
0	1	0	0	1
0	0	1	0	2
0	0	0	1	3
1	0	0	0	4
0	1	0	0	5
0	0	1	0	6
0	0	0	1	7

no. of states = no. of FF
 $PR = 0, Q = 1$
 $CLR = 0, Q = 0$




Timing diagram of a 4 bit ring counter


4-bit counter.

Twisted Johnson

(20)




Johnson




CLR	clk	Q ₁	Q ₂	Q ₃	Q ₄
✓	x	0	0	0	0 — 1
	↓	1	0	0	0 — 2
	↓	1	1	0	0 — 3
	↓	1	1	1	0 — 4
	↓	1	1	1	1 — 5
	↓	0	1	1	1 — 6
	↓	0	0	1	1 — 7
	↓	0	0	0	1 — 8
	↓	0	0	0	0



3 bit Asynchronous up-counter.



3 bit Asynchronous up counter.



3 bit Asynchronous down Counter



Timing diagram for 3 bit Asynchronous down Counter

By using eqns. Draw state table, state diagram

$$T_1 = Q_1 Q_2 + Q_2 x$$


$$T_2 = Q_1 x + Q_2 x + Q_1 Q_2 x$$

$$o/p z = (Q_1 + Q_2) x$$


Qn	T	Qn+1
0	0	0
0	1	1
1	0	1
1	1	0

Q ₁	Q ₂	x	T ₁ = Q ₁ Q ₂ + Q ₂ x	T ₂ = Q ₁ x + Q ₂ x + Q ₁ Q ₂ x	Q ₁ ⁺	Q ₂ ⁺	O/P = (Q ₁ + Q ₂)x
0	0	0	0+0=0	0+0+0=0	0	0	0
0	0	1	0+0=0	0+0+0=0	0	0	0
0	1	0	0+0=0	0+0+0=0	0	1	0
0	1	1	0+1=1	0+1+0=1	1	0	1
1	0	0	0+0=0	0+0+0=0	1	0	0
1	0	1	0+0=0	0+0+0=0	1	0	0
1	1	0	1+0=1	0+0+0=0	0	1	0
1	1	1	1+1=1	1+1+1=1	0	0	1

state table



state diagram.



sequential ckt diagram.